alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-09-19 16:12:39 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'bugfix/i80_pll240_esp32s3' into 'master'

Browse Source 
lcd: support PLL240M as i80 clock source on esp32s3

See merge request espressif/esp-idf!22285
This commit is contained in:
morris
2023-02-14 12:27:57 +08:00
parent d1b6ff6cca 78855a88c9
commit 18295bb2f5
9 changed files with 67 additions and 73 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
components/soc/esp32/include/soc/clk_tree_defs.h
View File

@@ -165,16 +165,14 @@ typedef enum {
/**
* @brief Array initializer for all supported clock sources of LCD
*/
#define SOC_LCD_CLKS {SOC_MOD_CLK_PLL_D2, SOC_MOD_CLK_APLL, SOC_MOD_CLK_XTAL}
#define SOC_LCD_CLKS {SOC_MOD_CLK_PLL_F160M}
/**
* @brief Type of LCD clock source
*/
typedef enum {
LCD_CLK_SRC_PLL160M = SOC_MOD_CLK_PLL_D2, /*!< Select PLL_D2 (default to 160MHz) as the source clock */
LCD_CLK_SRC_APLL = SOC_MOD_CLK_APLL, /*!< Select APLL as the source clock */
LCD_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select XTAL as the source clock */
LCD_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL_D2, /*!< Select PLL_D2 (default to 160MHz) as the default choice */
LCD_CLK_SRC_PLL160M = SOC_MOD_CLK_PLL_F160M, /*!< Select PLL_160M as the source clock */
LCD_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL_F160M, /*!< Select PLL_160M as the default choice */
} soc_periph_lcd_clk_src_t;
//////////////////////////////////////////////////RMT///////////////////////////////////////////////////////////////////