Add initial SPI RAM support. This adds support for an ESP-PSRAM32 chip connected to the default flash pins and GPIO 16 and 17. The RAM is mapped to address 0x3F800000, but otherwise ignored by esp-idf as of yet.

Browse Source

...

This commit is contained in:

Jeroen Domburg

2017-07-20 16:26:35 +08:00

parent 518edac42f

commit 34372a091c

22 changed files with 1412 additions and 198 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

BIN

components/esp32/libstdcc++-cache-workaround.a Normal file

Binary file not shown.