alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-23 17:24:44 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'contrib/github_pr_12179' into 'master'

Browse Source 
Update uart_ll.h - Fixing division by zero (GitHub PR)

Closes IDFGH-10990

See merge request espressif/esp-idf!25907
This commit is contained in:
Song Ruo Jing
2023-09-14 11:30:42 +08:00
parent 52c10f21c1 901eb02659
commit 3717963618
7 changed files with 39 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
components/hal/esp32c3/include/hal/uart_ll.h
View File

@@ -161,13 +161,15 @@ FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint3
{
#define DIV_UP(a, b) (((a) + (b) - 1) / (b))
const uint32_t max_div = BIT(12) - 1; // UART divider integer part only has 12 bits
int sclk_div = DIV_UP(sclk_freq, max_div * baud);
uint32_t sclk_div = DIV_UP(sclk_freq, (uint64_t)max_div * baud);
if (sclk_div == 0) abort();
uint32_t clk_div = ((sclk_freq) << 4) / (baud * sclk_div);
// The baud rate configuration register is divided into
// an integer part and a fractional part.
hw->clk_div.div_int = clk_div >> 4;
hw->clk_div.div_frag = clk_div & 0xf;
hw->clk_div.div_frag = clk_div & 0xf;
HAL_FORCE_MODIFY_U32_REG_FIELD(hw->clk_conf, sclk_div_num, sclk_div - 1);
#undef DIV_UP
}