mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-09 20:41:14 +00:00
RISCV-ULP: Add DS18B20 1wire RISCV-ULP example
This commit is contained in:
@@ -39,3 +39,12 @@ void ulp_riscv_shutdown(void)
|
||||
|
||||
while(1);
|
||||
}
|
||||
|
||||
void ulp_riscv_delay_cycles(uint32_t cycles)
|
||||
{
|
||||
uint32_t start = ULP_RISCV_GET_CCOUNT();
|
||||
|
||||
while ((ULP_RISCV_GET_CCOUNT() - start) < cycles) {
|
||||
/* Wait */
|
||||
}
|
||||
}
|
||||
|
Reference in New Issue
Block a user