mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-24 09:30:15 +00:00
fix(usb/host): Fix USB Low Speed devices connection on P4
P4 USB UTMI PHY was updated to specification v2.0
This commit is contained in:
@@ -12,6 +12,11 @@
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
/**
|
||||
* Following register description is taken from
|
||||
* U2OPHYT40LL USB 2.0 OTG PHY specification v2.0
|
||||
*/
|
||||
|
||||
typedef union {
|
||||
struct {
|
||||
/** clk_gate_rx : R/W; bitpos: [0]; default 2'b0;
|
||||
@@ -93,38 +98,130 @@ typedef union {
|
||||
* PLL adjustment signal
|
||||
*/
|
||||
uint32_t adj_pll:4;
|
||||
/** adj_osc : R/W; bitpos: [4]; default: 2'b00
|
||||
* PLL adjustment signal
|
||||
/** adj_osc : R/W; bitpos: [4]; default: 3'b000
|
||||
* TX Clock phase adjust signal
|
||||
*/
|
||||
uint32_t adj_osc:2;
|
||||
uint32_t reserved_6:26;
|
||||
uint32_t adj_txclk_phase:3;
|
||||
uint32_t reserved_7:25;
|
||||
};
|
||||
uint32_t val;
|
||||
} usb_utmi_fc_03_reg_t;
|
||||
|
||||
typedef union {
|
||||
struct {
|
||||
/** reserved_out5 : R/W; bitpos: [0]; default: 8'b0
|
||||
* RESERVED_OUT5
|
||||
/** test_sel : R/W; bitpos: [0]; default: 8'b0
|
||||
* The PHY has test_sel register here, which normally drives DTO (Digital Test Output) signal.
|
||||
* In our implementation output of this register is left floating and DTO is driven from Probe module.
|
||||
* Thus writing to this register has no effect and is renamed to 'reserved'
|
||||
*/
|
||||
uint32_t reserved_out5:8;
|
||||
uint32_t reserved:8;
|
||||
uint32_t reserved_8:24;
|
||||
};
|
||||
uint32_t val;
|
||||
} usb_utmi_fc_04_reg_t;
|
||||
|
||||
typedef union {
|
||||
struct {
|
||||
/** rxgap_fix_en : R/W; bitpos: [0]; default: 1'b1
|
||||
* RXGAP fix enable
|
||||
*/
|
||||
uint32_t rxgap_fix_en:1;
|
||||
/** counter_sel : R/W; bitpos: [1]; default: 1'b0
|
||||
* SIE_input sample enable
|
||||
*/
|
||||
uint32_t counter_sel:1;
|
||||
/** clk_sel : R/W; bitpos: [2]; default: 1'b0
|
||||
* CLK60_30 source select
|
||||
*/
|
||||
uint32_t clk_sel:1;
|
||||
/** phy_mode_sel : R/W; bitpos: [3]; default: 1'b0
|
||||
* PHY MODE select
|
||||
*/
|
||||
uint32_t phy_mode_sel:1;
|
||||
/** uni_bidi_i : R/W; bitpos: [4]; default: 1'b0
|
||||
* UNI_BIDI signal
|
||||
*/
|
||||
uint32_t uni_bidi_i:1;
|
||||
/** short_5v : R/W; bitpos: [5]; default: 1'b0
|
||||
* SHORT_5V signal
|
||||
*/
|
||||
uint32_t short_5v:1;
|
||||
/** short_5v_enable : R/W; bitpos: [6]; default: 1'b1
|
||||
* SHORT_5V_ENABLE signal
|
||||
*/
|
||||
uint32_t short_5v_enable:1;
|
||||
/** usable_en : R/W; bitpos: [7]; default: 1'b1
|
||||
* compare_begin delay time select
|
||||
*/
|
||||
uint32_t usable_en:1;
|
||||
uint32_t reserved_8:24;
|
||||
};
|
||||
uint32_t val;
|
||||
} usb_utmi_fc_05_reg_t;
|
||||
|
||||
typedef union {
|
||||
struct {
|
||||
/** ls_par_en : R/W; bitpos: [0]; default: 1'b0
|
||||
* LS mode with parallel enable
|
||||
*/
|
||||
uint32_t ls_par_en:1;
|
||||
/** det_fseop_en : R/W; bitpos: [1]; default: 1'b0
|
||||
* FS EOP detect enable
|
||||
*/
|
||||
uint32_t det_fseop_en:1;
|
||||
/** pre_hphy_lsie : R/W; bitpos: [2]; default: 1'b0
|
||||
* Dis_preamble enable
|
||||
*/
|
||||
uint32_t pre_hphy_lsie:1;
|
||||
/** ls_kpalv_en : R/W; bitpos: [3]; default: 1'b0
|
||||
* LS mode keep alive enable
|
||||
*/
|
||||
uint32_t ls_kpalv_en:1;
|
||||
/** hs_tx2rx_dly_cnt_sel : R/W; bitpos: [4]; default: 3'b100
|
||||
* PHY High-SPeed bus turn-around time select
|
||||
*/
|
||||
uint32_t hs_tx2rx_dly_cnt_sel:3;
|
||||
uint32_t reserved_7:25;
|
||||
};
|
||||
uint32_t val;
|
||||
} usb_utmi_fc_06_reg_t;
|
||||
|
||||
typedef union {
|
||||
struct {
|
||||
/** cnt_num : R/W; bitpos: [1:0]; default: 2'b00
|
||||
* 3 ms counter select
|
||||
* 00: 392us (Default)
|
||||
* 01: 682us
|
||||
* 10: 1.36ms
|
||||
* 11: 2.72ms
|
||||
*/
|
||||
uint32_t cnt_num:2;
|
||||
/** clk480_sel : R/W; bitpos: [2]; default: 1'b0
|
||||
* CLK_480 output time select
|
||||
* 0: CLK_480 is valid after a delay time when PLL is locked
|
||||
* 1: CLK_480 is valid immediately after PLL is locked
|
||||
*/
|
||||
uint32_t clk480_sel:1;
|
||||
uint32_t reserved_3:29;
|
||||
};
|
||||
uint32_t val;
|
||||
} usb_utmi_fc_07_reg_t;
|
||||
|
||||
typedef struct usb_utmi_dev_t {
|
||||
volatile usb_utmi_fc_00_reg_t fc_00;
|
||||
volatile usb_utmi_fc_01_reg_t fc_01;
|
||||
volatile usb_utmi_fc_02_reg_t fc_02;
|
||||
volatile usb_utmi_fc_03_reg_t fc_03;
|
||||
usb_utmi_fc_04_reg_t fc_04;
|
||||
volatile usb_utmi_fc_04_reg_t fc_04;
|
||||
volatile usb_utmi_fc_05_reg_t fc_05;
|
||||
volatile usb_utmi_fc_06_reg_t fc_06;
|
||||
volatile usb_utmi_fc_07_reg_t fc_07;
|
||||
} usb_utmi_dev_t;
|
||||
|
||||
extern usb_utmi_dev_t USB_UTMI;
|
||||
|
||||
#ifndef __cplusplus
|
||||
_Static_assert(sizeof(usb_utmi_dev_t) == 0x14, "Invalid size of usb_utmi_dev_t structure");
|
||||
_Static_assert(sizeof(usb_utmi_dev_t) == 0x20, "Invalid size of usb_utmi_dev_t structure");
|
||||
#endif
|
||||
|
||||
#ifdef __cplusplus
|
||||
|
Reference in New Issue
Block a user