mirror of
https://github.com/espressif/esp-idf.git
synced 2025-09-09 00:23:00 +00:00
spi_flash: refactor the spi_flash clock configuration, and add support for esp32c2
This commit is contained in:
@@ -487,6 +487,22 @@ config SOC_SPI_MAX_PRE_DIVIDER
|
||||
int
|
||||
default 8192
|
||||
|
||||
config SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED
|
||||
bool
|
||||
default y
|
||||
|
||||
config SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED
|
||||
bool
|
||||
default y
|
||||
|
||||
config SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED
|
||||
bool
|
||||
default y
|
||||
|
||||
config SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED
|
||||
bool
|
||||
default y
|
||||
|
||||
config SOC_TIMER_GROUPS
|
||||
int
|
||||
default 2
|
||||
|
@@ -262,6 +262,11 @@
|
||||
#define SOC_SPI_MAXIMUM_BUFFER_SIZE 64
|
||||
#define SOC_SPI_MAX_PRE_DIVIDER 8192
|
||||
|
||||
// Although ESP32 doesn't has memspi, but keep consistent with following chips.(This means SPI0/1)
|
||||
#define SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1
|
||||
#define SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1
|
||||
#define SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED 1
|
||||
#define SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1
|
||||
|
||||
|
||||
// Peripheral supports DIO, DOUT, QIO, or QOUT
|
||||
|
Reference in New Issue
Block a user