Adjust the variable name &

Add mapping support for different sizes of spi ram
This commit is contained in:
Wu Zheng Hui
2021-09-15 16:09:33 +08:00
committed by Jiang Jiang Jian
parent 93c639872b
commit 4fd6d3deae
12 changed files with 189 additions and 129 deletions

View File

@@ -67,7 +67,7 @@ extern "C" {
#define BUS_DROM0_CACHE_SIZE BUS_SIZE(DROM0)
#define BUS_DRAM0_CACHE_SIZE BUS_SIZE(DRAM0_CACHE)
#define BUS_DRAM1_CACHE_SIZE BUS_SIZE(DRAM1)
#define BUS_DPORT_CACHE_SIZE BUS_SIZE(DPORT)
#define BUS_DPORT_CACHE_SIZE BUS_SIZE(DPORT_CACHE)
#define PRO_CACHE_IBUS0 0
#define PRO_CACHE_IBUS0_MMU_START 0