mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-18 01:29:02 +00:00
change(soc): correct esp32p4 regi2c related registers
This commit is contained in:
138
components/soc/esp32p4/include/soc/regi2c_syspll.h
Normal file
138
components/soc/esp32p4/include/soc/regi2c_syspll.h
Normal file
@@ -0,0 +1,138 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#pragma once
|
||||
|
||||
/**
|
||||
* @file regi2c_syspll.h
|
||||
* @brief Register definitions for SYS PLL (SPLL)
|
||||
*
|
||||
* This file lists register fields of SPLL, located on an internal configuration
|
||||
* bus. These definitions are used via macros defined in regi2c_ctrl.h.
|
||||
*/
|
||||
|
||||
#define I2C_SYSPLL 0x66
|
||||
#define I2C_SYSPLL_HOSTID 0
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_DELAY 0
|
||||
#define I2C_SYSPLL_IR_CAL_DELAY_MSB 3
|
||||
#define I2C_SYSPLL_IR_CAL_DELAY_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_CK_DIV 0
|
||||
#define I2C_SYSPLL_IR_CAL_CK_DIV_MSB 7
|
||||
#define I2C_SYSPLL_IR_CAL_CK_DIV_LSB 4
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_EXT_CAP 1
|
||||
#define I2C_SYSPLL_IR_CAL_EXT_CAP_MSB 3
|
||||
#define I2C_SYSPLL_IR_CAL_EXT_CAP_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_ENX_CAP 1
|
||||
#define I2C_SYSPLL_IR_CAL_ENX_CAP_MSB 4
|
||||
#define I2C_SYSPLL_IR_CAL_ENX_CAP_LSB 4
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_RSTB 1
|
||||
#define I2C_SYSPLL_IR_CAL_RSTB_MSB 5
|
||||
#define I2C_SYSPLL_IR_CAL_RSTB_LSB 5
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_START 1
|
||||
#define I2C_SYSPLL_IR_CAL_START_MSB 6
|
||||
#define I2C_SYSPLL_IR_CAL_START_LSB 6
|
||||
|
||||
#define I2C_SYSPLL_IR_CAL_UNSTOP 1
|
||||
#define I2C_SYSPLL_IR_CAL_UNSTOP_MSB 7
|
||||
#define I2C_SYSPLL_IR_CAL_UNSTOP_LSB 7
|
||||
|
||||
#define I2C_SYSPLL_OC_REF_DIV 2
|
||||
#define I2C_SYSPLL_OC_REF_DIV_MSB 3
|
||||
#define I2C_SYSPLL_OC_REF_DIV_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_OC_DCHGP 2
|
||||
#define I2C_SYSPLL_OC_DCHGP_MSB 6
|
||||
#define I2C_SYSPLL_OC_DCHGP_LSB 4
|
||||
|
||||
#define I2C_SYSPLL_OC_ENB_FCAL 2
|
||||
#define I2C_SYSPLL_OC_ENB_FCAL_MSB 7
|
||||
#define I2C_SYSPLL_OC_ENB_FCAL_LSB 7
|
||||
|
||||
#define I2C_SYSPLL_OC_DIV_7_0 3
|
||||
#define I2C_SYSPLL_OC_DIV_7_0_MSB 7
|
||||
#define I2C_SYSPLL_OC_DIV_7_0_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_MODE_HF 4
|
||||
#define I2C_SYSPLL_MODE_HF_MSB 1
|
||||
#define I2C_SYSPLL_MODE_HF_LSB 1
|
||||
|
||||
#define I2C_SYSPLL_DIV_CPU 4
|
||||
#define I2C_SYSPLL_DIV_CPU_MSB 5
|
||||
#define I2C_SYSPLL_DIV_CPU_LSB 5
|
||||
|
||||
#define I2C_SYSPLL_OC_ENB_VCON 4
|
||||
#define I2C_SYSPLL_OC_ENB_VCON_MSB 6
|
||||
#define I2C_SYSPLL_OC_ENB_VCON_LSB 6
|
||||
|
||||
#define I2C_SYSPLL_OC_TSCHGP 4
|
||||
#define I2C_SYSPLL_OC_TSCHGP_MSB 7
|
||||
#define I2C_SYSPLL_OC_TSCHGP_LSB 7
|
||||
|
||||
#define I2C_SYSPLL_OC_DR1 5
|
||||
#define I2C_SYSPLL_OC_DR1_MSB 2
|
||||
#define I2C_SYSPLL_OC_DR1_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_OC_DR3 5
|
||||
#define I2C_SYSPLL_OC_DR3_MSB 6
|
||||
#define I2C_SYSPLL_OC_DR3_LSB 4
|
||||
|
||||
#define I2C_SYSPLL_EN_USB 5
|
||||
#define I2C_SYSPLL_EN_USB_MSB 7
|
||||
#define I2C_SYSPLL_EN_USB_LSB 7
|
||||
|
||||
#define I2C_SYSPLL_OC_DCUR 6
|
||||
#define I2C_SYSPLL_OC_DCUR_MSB 2
|
||||
#define I2C_SYSPLL_OC_DCUR_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_INC_CUR 6
|
||||
#define I2C_SYSPLL_INC_CUR_MSB 3
|
||||
#define I2C_SYSPLL_INC_CUR_LSB 3
|
||||
|
||||
#define I2C_SYSPLL_OC_DHREF_SEL 6
|
||||
#define I2C_SYSPLL_OC_DHREF_SEL_MSB 5
|
||||
#define I2C_SYSPLL_OC_DHREF_SEL_LSB 4
|
||||
|
||||
#define I2C_SYSPLL_OC_DLREF_SEL 6
|
||||
#define I2C_SYSPLL_OC_DLREF_SEL_MSB 7
|
||||
#define I2C_SYSPLL_OC_DLREF_SEL_LSB 6
|
||||
|
||||
#define I2C_SYSPLL_OR_CAL_CAP 8
|
||||
#define I2C_SYSPLL_OR_CAL_CAP_MSB 3
|
||||
#define I2C_SYSPLL_OR_CAL_CAP_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_OR_CAL_UDF 8
|
||||
#define I2C_SYSPLL_OR_CAL_UDF_MSB 4
|
||||
#define I2C_SYSPLL_OR_CAL_UDF_LSB 4
|
||||
|
||||
#define I2C_SYSPLL_OR_CAL_OVF 8
|
||||
#define I2C_SYSPLL_OR_CAL_OVF_MSB 5
|
||||
#define I2C_SYSPLL_OR_CAL_OVF_LSB 5
|
||||
|
||||
#define I2C_SYSPLL_OR_CAL_END 8
|
||||
#define I2C_SYSPLL_OR_CAL_END_MSB 6
|
||||
#define I2C_SYSPLL_OR_CAL_END_LSB 6
|
||||
|
||||
#define I2C_SYSPLL_OR_LOCK 8
|
||||
#define I2C_SYSPLL_OR_LOCK_MSB 7
|
||||
#define I2C_SYSPLL_OR_LOCK_LSB 7
|
||||
|
||||
#define I2C_SYSPLL_OC_VCO_DBIAS 9
|
||||
#define I2C_SYSPLL_OC_VCO_DBIAS_MSB 1
|
||||
#define I2C_SYSPLL_OC_VCO_DBIAS_LSB 0
|
||||
|
||||
#define I2C_SYSPLL_ENT_PLL 10
|
||||
#define I2C_SYSPLL_ENT_PLL_MSB 3
|
||||
#define I2C_SYSPLL_ENT_PLL_LSB 3
|
||||
|
||||
#define I2C_SYSPLL_DTEST 10
|
||||
#define I2C_SYSPLL_DTEST_MSB 5
|
||||
#define I2C_SYSPLL_DTEST_LSB 4
|
Reference in New Issue
Block a user