alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-10 20:54:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'feature/support_esp32c3_s3_ble_5.0_and_bug_fix' into 'master'

Browse Source 
Feature/support esp32c3 s3 ble 5.0 and bug fix

See merge request espressif/esp-idf!12007
This commit is contained in:
Jiang Jiang Jian
2021-01-17 17:06:12 +08:00
parent 526f682397 ea42d8e043
commit 8b33695495
251 changed files with 84149 additions and 844 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
components/hal/esp32c3/include/hal/uhci_ll.h
View File

@@ -19,8 +19,8 @@
#pragma once
#include <stdio.h>
#include "uhci_types.h"
#include "uhci_struct.h"
#include "gdma_struct.h"
#include "soc/uhci_struct.h"
#include "soc/gdma_struct.h"
#define UHCI_DMA_INDEX 0
@@ -93,15 +93,15 @@ static inline void uhci_ll_set_swflow_ctrl_sub_chr(uhci_dev_t *hw, uhci_swflow_c
static inline void uhci_ll_dma_in_reset(uhci_dev_t *hw)
{
(void)hw;
GDMA.conf0[UHCI_DMA_INDEX].in_rst = 1;
GDMA.conf0[UHCI_DMA_INDEX].in_rst = 0;
GDMA.channel[UHCI_DMA_INDEX].in.in_conf0.in_rst = 1;
GDMA.channel[UHCI_DMA_INDEX].in.in_conf0.in_rst = 0;
}
static inline void uhci_ll_dma_out_reset(uhci_dev_t *hw)
{
(void)hw;
GDMA.conf0[UHCI_DMA_INDEX].out_rst = 1;
GDMA.conf0[UHCI_DMA_INDEX].out_rst = 0;
GDMA.channel[UHCI_DMA_INDEX].out.out_conf0.out_rst = 1;
GDMA.channel[UHCI_DMA_INDEX].out.out_conf0.out_rst = 0;
}
static inline void uhci_ll_enable_intr(uhci_dev_t *hw, uint32_t intr_mask)
@@ -127,37 +127,37 @@ static inline uint32_t uhci_ll_get_intr(uhci_dev_t *hw)
static inline void uhci_ll_set_rx_dma(uhci_dev_t *hw, uint32_t addr)
{
(void)hw;
GDMA.in_link[UHCI_DMA_INDEX].addr = addr;
GDMA.channel[UHCI_DMA_INDEX].in.in_link.addr = addr;
}
static inline void uhci_ll_set_tx_dma(uhci_dev_t *hw, uint32_t addr)
{
(void)hw;
GDMA.out_link[UHCI_DMA_INDEX].addr = addr;
GDMA.channel[UHCI_DMA_INDEX].out.out_link.addr = addr;
}
static inline void uhci_ll_rx_dma_start(uhci_dev_t *hw)
{
(void)hw;
GDMA.in_link[UHCI_DMA_INDEX].start = 1;
GDMA.channel[UHCI_DMA_INDEX].in.in_link.start = 1;
}
static inline void uhci_ll_tx_dma_start(uhci_dev_t *hw)
{
(void)hw;
GDMA.out_link[UHCI_DMA_INDEX].start = 1;
GDMA.channel[UHCI_DMA_INDEX].out.out_link.start = 1;
}
static inline void uhci_ll_rx_dma_stop(uhci_dev_t *hw)
{
(void)hw;
GDMA.in_link[UHCI_DMA_INDEX].stop = 1;
GDMA.channel[UHCI_DMA_INDEX].in.in_link.stop = 1;
}
static inline void uhci_ll_tx_dma_stop(uhci_dev_t *hw)
{
(void)hw;
GDMA.out_link[UHCI_DMA_INDEX].stop = 1;
GDMA.channel[UHCI_DMA_INDEX].out.out_link.stop = 1;
}
static inline void uhci_ll_set_eof_mode(uhci_dev_t *hw, uint32_t eof_mode)