mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-05 04:49:21 +00:00
change(ble): [AUTO_MR] updated rom linker script for ESP32-C2
This commit is contained in:
@@ -27,34 +27,34 @@ bt_rf_coex_dft_pti_get_default = 0x40000ab4;
|
||||
bt_rf_coex_hooks_p_set = 0x40000ab8;
|
||||
r__os_mbuf_copypkthdr = 0x40000abc;
|
||||
r_ble_controller_get_rom_compile_version = 0x40000ac4;
|
||||
r_ble_hci_ram_reset = 0x40000ad8;
|
||||
r_ble_hci_ram_set_acl_free_cb = 0x40000adc;
|
||||
r_ble_hci_trans_acl_buf_alloc = 0x40000ae0;
|
||||
//r_ble_hci_ram_reset = 0x40000ad8;
|
||||
//r_ble_hci_ram_set_acl_free_cb = 0x40000adc;
|
||||
//r_ble_hci_trans_acl_buf_alloc = 0x40000ae0;
|
||||
r_ble_hci_trans_buf_alloc = 0x40000ae4;
|
||||
r_ble_hci_trans_buf_free = 0x40000ae8;
|
||||
r_ble_hci_trans_cfg_hs = 0x40000aec;
|
||||
r_ble_hci_trans_cfg_ll = 0x40000af0;
|
||||
//r_ble_hci_trans_init = 0x40000afc;
|
||||
r_ble_hci_uart_acl_tx = 0x40000b00;
|
||||
r_ble_hci_uart_cmdevt_tx = 0x40000b04;
|
||||
r_ble_hci_uart_config = 0x40000b08;
|
||||
r_ble_hci_uart_free_pkt = 0x40000b0c;
|
||||
r_ble_hci_uart_rx_acl = 0x40000b20;
|
||||
r_ble_hci_uart_rx_char = 0x40000b24;
|
||||
r_ble_hci_uart_rx_cmd = 0x40000b28;
|
||||
r_ble_hci_uart_rx_evt = 0x40000b2c;
|
||||
r_ble_hci_uart_rx_evt_cb = 0x40000b30;
|
||||
r_ble_hci_uart_rx_le_evt = 0x40000b34;
|
||||
r_ble_hci_uart_rx_pkt_type = 0x40000b38;
|
||||
r_ble_hci_uart_rx_skip_acl = 0x40000b3c;
|
||||
r_ble_hci_uart_rx_skip_cmd = 0x40000b40;
|
||||
r_ble_hci_uart_rx_skip_evt = 0x40000b44;
|
||||
r_ble_hci_uart_rx_sync_loss = 0x40000b48;
|
||||
r_ble_hci_uart_set_acl_free_cb = 0x40000b4c;
|
||||
r_ble_hci_uart_sync_lost = 0x40000b50;
|
||||
r_ble_hci_uart_trans_reset = 0x40000b54;
|
||||
r_ble_hci_uart_tx_char = 0x40000b58;
|
||||
r_ble_hci_uart_tx_pkt_type = 0x40000b5c;
|
||||
//r_ble_hci_uart_acl_tx = 0x40000b00;
|
||||
//r_ble_hci_uart_cmdevt_tx = 0x40000b04;
|
||||
//r_ble_hci_uart_config = 0x40000b08;
|
||||
//r_ble_hci_uart_free_pkt = 0x40000b0c;
|
||||
//r_ble_hci_uart_rx_acl = 0x40000b20;
|
||||
//r_ble_hci_uart_rx_char = 0x40000b24;
|
||||
//r_ble_hci_uart_rx_cmd = 0x40000b28;
|
||||
//r_ble_hci_uart_rx_evt = 0x40000b2c;
|
||||
//r_ble_hci_uart_rx_evt_cb = 0x40000b30;
|
||||
//r_ble_hci_uart_rx_le_evt = 0x40000b34;
|
||||
//r_ble_hci_uart_rx_pkt_type = 0x40000b38;
|
||||
//r_ble_hci_uart_rx_skip_acl = 0x40000b3c;
|
||||
//r_ble_hci_uart_rx_skip_cmd = 0x40000b40;
|
||||
//r_ble_hci_uart_rx_skip_evt = 0x40000b44;
|
||||
//r_ble_hci_uart_rx_sync_loss = 0x40000b48;
|
||||
//r_ble_hci_uart_set_acl_free_cb = 0x40000b4c;
|
||||
//r_ble_hci_uart_sync_lost = 0x40000b50;
|
||||
//r_ble_hci_uart_trans_reset = 0x40000b54;
|
||||
//r_ble_hci_uart_tx_char = 0x40000b58;
|
||||
//r_ble_hci_uart_tx_pkt_type = 0x40000b5c;
|
||||
r_ble_hw_encrypt_block = 0x40000b68;
|
||||
r_ble_hw_get_public_addr = 0x40000b6c;
|
||||
r_ble_hw_get_static_addr = 0x40000b70;
|
||||
@@ -779,8 +779,8 @@ r_mem_malloc_mempool_gen = 0x400019b4;
|
||||
r_mem_pullup_obj = 0x400019b8;
|
||||
r_os_cputime_get32 = 0x400019c0;
|
||||
r_os_cputime_ticks_to_usecs = 0x400019c4;
|
||||
r_os_cputime_timer_init = 0x400019c8;
|
||||
r_os_cputime_timer_relative = 0x400019cc;
|
||||
//r_os_cputime_timer_init = 0x400019c8;
|
||||
//r_os_cputime_timer_relative = 0x400019cc;
|
||||
r_os_cputime_timer_start = 0x400019d0;
|
||||
r_os_cputime_timer_stop = 0x400019d4;
|
||||
r_os_cputime_usecs_to_ticks = 0x400019d8;
|
||||
|
Reference in New Issue
Block a user