alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-10 20:54:24 +00:00
Code Issues Packages Projects Releases Wiki Activity

panic: Add support for SoC-level panic

Browse Source 
SoC level exceptions such as watchdog timer and cache errors are now supported.
Such exceptions now triggers a panic, giving more information about how
and when it happened.
This commit is contained in:
Omar Chebib
2020-12-03 17:17:43 +08:00
parent e20833124e
commit b6a450f824
9 changed files with 346 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

23
components/hal/esp32c3/include/hal/interrupt_controller_ll.h
View File

@@ -115,6 +115,29 @@ static inline void intr_cntrl_ll_enable_int_mask(uint32_t newmask)
RV_SET_CSR(mstatus, old_mstatus & MSTATUS_MIE);
}
/**
* @brief Set the interrupt type given an interrupt number.
*
* @param interrupt_number number of the interrupt
* @param type new type for this interrupt
*/
static inline void intr_cntrl_ll_set_type(int interrupt_number, int_type_t type)
{
esprv_intc_int_set_type(BIT(interrupt_number), type);
}
/**
* @brief Set the interrupt level (priority) given an interrupt number.
*
* @param interrupt_number number of the interrupt
* @param level new level for this interrupt
*/
static inline void intr_cntrl_ll_set_level(int interrupt_number, int level)
{
esprv_intc_int_set_priority(interrupt_number, level);
}
#ifdef __cplusplus
}
#endif