alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-09-30 19:19:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

docs: update translation for external-ram

Browse Source
This commit is contained in:
Wang Zi Yan
2022-10-26 17:02:10 +08:00
committed by morris
parent 439d42d7e2
commit c85a19edbf
2 changed files with 50 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
docs/en/api-guides/external-ram.rst
View File

@@ -138,7 +138,7 @@ Remaining external RAM can also be added to the capability heap allocator using
- The corresponding virtual memory range of those instructions will also be re-mapped to PSRAM.
If :ref:`CONFIG_SPIRAM_RODATA` is also enabled, the Cache won't be disabled during an SPI1 Flash operation. You don't need to make sure ISRs, ISR callbacks and involved data are placed in internal RAM, thus internal RAM usage can be optimized.
If :ref:`CONFIG_SPIRAM_RODATA` is also enabled, the cache won't be disabled during an SPI1 flash operation. You don't need to make sure ISRs, ISR callbacks and involved data are placed in internal RAM, thus internal RAM usage can be optimized.
.. _external_ram_config_rodata:
@@ -153,7 +153,7 @@ Remaining external RAM can also be added to the capability heap allocator using
- The corresponding virtual memory range of those rodata will also be re-mapped to PSRAM.
If :ref:`CONFIG_SPIRAM_FETCH_INSTRUCTIONS` is also enabled, the Cache won't be disabled during an SPI1 Flash operation. You don't need to make sure ISRs, ISR callbacks and involved data are placed in internal RAM, thus internal RAM usage can be optimized.
If :ref:`CONFIG_SPIRAM_FETCH_INSTRUCTIONS` is also enabled, the cache won't be disabled during an SPI1 flash operation. You don't need to make sure ISRs, ISR callbacks and involved data are placed in internal RAM, thus internal RAM usage can be optimized.
Restrictions
============