mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-09 20:41:14 +00:00
light sleep: add i/d-cache tagmem retention support for esp32s3
This commit is contained in:
@@ -23,6 +23,9 @@
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
#define RTC_CNTL_LL_RETENTION_TARGET_CPU (BIT(0))
|
||||
#define RTC_CNTL_LL_RETENTION_TARGET_TAGMEM (BIT(1))
|
||||
|
||||
static inline void rtc_cntl_ll_set_wakeup_timer(uint64_t t)
|
||||
{
|
||||
WRITE_PERI_REG(RTC_CNTL_SLP_TIMER0_REG, t & UINT32_MAX);
|
||||
@@ -54,6 +57,51 @@ static inline void rtc_cntl_ll_ulp_wakeup_enable(void)
|
||||
SET_PERI_REG_BITS(RTC_CNTL_STATE0_REG, RTC_CNTL_WAKEUP_ENA_V, 0x800, RTC_CNTL_WAKEUP_ENA_S);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_set_tagmem_retention_link_addr(uint32_t link_addr)
|
||||
{
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL1_REG, APB_CTRL_RETENTION_TAG_LINK_ADDR, link_addr);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_enable_tagmem_retention(void)
|
||||
{
|
||||
/* Enable i/d-cache tagmem retenttion. cpu: 1, tagmem: 2, cpu + tagmem: 3 */
|
||||
uint32_t target = REG_GET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET);
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET, (target | RTC_CNTL_LL_RETENTION_TARGET_TAGMEM));
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_enable_icache_tagmem_retention(uint32_t start_point, uint32_t vld_size, uint32_t size)
|
||||
{
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL2_REG, APB_CTRL_RET_ICACHE_START_POINT, start_point);
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL2_REG, APB_CTRL_RET_ICACHE_VLD_SIZE, vld_size);
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL2_REG, APB_CTRL_RET_ICACHE_SIZE, size);
|
||||
REG_SET_BIT(APB_CTRL_RETENTION_CTRL2_REG, APB_CTRL_RET_ICACHE_ENABLE);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_enable_dcache_tagmem_retention(uint32_t start_point, uint32_t vld_size, uint32_t size)
|
||||
{
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL3_REG, APB_CTRL_RET_DCACHE_START_POINT, start_point);
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL3_REG, APB_CTRL_RET_DCACHE_VLD_SIZE, vld_size);
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL3_REG, APB_CTRL_RET_DCACHE_SIZE, size);
|
||||
REG_SET_BIT(APB_CTRL_RETENTION_CTRL3_REG, APB_CTRL_RET_DCACHE_ENABLE);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_disable_tagmem_retention(void)
|
||||
{
|
||||
/* Enable i/d-cache tagmem retenttion. cpu: 1, tagmem: 2, cpu + tagmem: 3 */
|
||||
uint32_t target = REG_GET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET);
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET, (target & ~RTC_CNTL_LL_RETENTION_TARGET_TAGMEM));
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_disable_icache_tagmem_retention(void)
|
||||
{
|
||||
REG_CLR_BIT(APB_CTRL_RETENTION_CTRL2_REG, APB_CTRL_RET_ICACHE_ENABLE);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_disable_dcache_tagmem_retention(void)
|
||||
{
|
||||
REG_CLR_BIT(APB_CTRL_RETENTION_CTRL3_REG, APB_CTRL_RET_DCACHE_ENABLE);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_set_cpu_retention_link_addr(uint32_t link_addr)
|
||||
{
|
||||
REG_SET_FIELD(APB_CTRL_RETENTION_CTRL_REG, APB_CTRL_RETENTION_CPU_LINK_ADDR, link_addr);
|
||||
@@ -68,16 +116,18 @@ static inline void rtc_cntl_ll_enable_cpu_retention(void)
|
||||
{
|
||||
uint32_t target = REG_GET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET);
|
||||
|
||||
/* TODO: I/d-Cache tagmem retention has not been implementted yet,
|
||||
* so i/d-cache tagmem retention is explicitly disabled */
|
||||
REG_CLR_BIT(APB_CTRL_RETENTION_CTRL2_REG, APB_CTRL_RET_ICACHE_ENABLE);
|
||||
REG_CLR_BIT(APB_CTRL_RETENTION_CTRL3_REG, APB_CTRL_RET_DCACHE_ENABLE);
|
||||
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET, (target | 0x1));
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_TARGET, (target | RTC_CNTL_LL_RETENTION_TARGET_CPU));
|
||||
/* Enable retention when cpu sleep enable */
|
||||
REG_SET_BIT(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_EN);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_config_cpu_retention_timing(int wait, int clkoff_wait, int done_wait)
|
||||
{
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_WAIT, wait);
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_CLKOFF_WAIT, clkoff_wait);
|
||||
REG_SET_FIELD(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_DONE_WAIT, done_wait);
|
||||
}
|
||||
|
||||
static inline void rtc_cntl_ll_disable_cpu_retention(void)
|
||||
{
|
||||
REG_CLR_BIT(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_EN);
|
||||
|
@@ -41,6 +41,10 @@ void * rtc_cntl_hal_dma_link_init(void *elem, void *buff, int size, void *next)
|
||||
|
||||
#if SOC_PM_SUPPORT_CPU_PD
|
||||
|
||||
#define DEFAULT_RETENTION_WAIT_CYCLES (0x7f)
|
||||
#define DEFAULT_RETENTION_CLKOFF_WAIT_CYCLES (0xf)
|
||||
#define DEFAULT_RETENTION_DONE_WAIT_CYCLES (0x7)
|
||||
|
||||
void rtc_cntl_hal_enable_cpu_retention(void *addr)
|
||||
{
|
||||
rtc_cntl_sleep_retent_t *retent = (rtc_cntl_sleep_retent_t *)addr;
|
||||
@@ -57,6 +61,11 @@ void rtc_cntl_hal_enable_cpu_retention(void *addr)
|
||||
pbuf->cfg[3] = 0xfffe0000;
|
||||
|
||||
rtc_cntl_ll_set_cpu_retention_link_addr((uint32_t)plink);
|
||||
rtc_cntl_ll_config_cpu_retention_timing(
|
||||
DEFAULT_RETENTION_WAIT_CYCLES,
|
||||
DEFAULT_RETENTION_CLKOFF_WAIT_CYCLES,
|
||||
DEFAULT_RETENTION_DONE_WAIT_CYCLES
|
||||
);
|
||||
rtc_cntl_ll_enable_cpu_retention_clock();
|
||||
rtc_cntl_ll_enable_cpu_retention();
|
||||
}
|
||||
@@ -69,14 +78,70 @@ void IRAM_ATTR rtc_cntl_hal_disable_cpu_retention(void *addr)
|
||||
|
||||
if (addr) {
|
||||
if (retent->cpu_pd_mem) {
|
||||
/* TODO: I/d-cache tagmem retention has not been implemented yet,
|
||||
* so after the system wakes up, all the contents of i/d-cache need
|
||||
* to be invalidated. */
|
||||
/* I/d-cache tagmem retention has not been included or not
|
||||
* been enabled, after the system wakes up, all the contents
|
||||
* of i/d-cache need to be invalidated. */
|
||||
#if SOC_PM_SUPPORT_TAGMEM_PD
|
||||
if (!retent->tagmem.icache.enable) {
|
||||
Cache_Invalidate_ICache_All();
|
||||
}
|
||||
if (!retent->tagmem.dcache.enable) {
|
||||
Cache_Invalidate_DCache_All();
|
||||
}
|
||||
#else
|
||||
Cache_Invalidate_ICache_All();
|
||||
Cache_Invalidate_DCache_All();
|
||||
#endif // SOC_PM_SUPPORT_TAGMEM_PD
|
||||
rtc_cntl_ll_disable_cpu_retention();
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
#endif // SOC_PM_SUPPORT_CPU_PD
|
||||
|
||||
#if SOC_PM_SUPPORT_TAGMEM_PD
|
||||
|
||||
void rtc_cntl_hal_enable_tagmem_retention(void *addr)
|
||||
{
|
||||
rtc_cntl_sleep_retent_t *retent = (rtc_cntl_sleep_retent_t *)addr;
|
||||
|
||||
if (addr) {
|
||||
if (retent->tagmem.link_addr) {
|
||||
rtc_cntl_ll_set_tagmem_retention_link_addr((uint32_t)(retent->tagmem.link_addr));
|
||||
rtc_cntl_ll_enable_tagmem_retention();
|
||||
if (retent->tagmem.icache.enable) {
|
||||
rtc_cntl_ll_enable_icache_tagmem_retention(
|
||||
retent->tagmem.icache.start_point,
|
||||
retent->tagmem.icache.vld_size,
|
||||
retent->tagmem.icache.size
|
||||
);
|
||||
}
|
||||
if (retent->tagmem.dcache.enable) {
|
||||
rtc_cntl_ll_enable_dcache_tagmem_retention(
|
||||
retent->tagmem.dcache.start_point,
|
||||
retent->tagmem.dcache.vld_size,
|
||||
retent->tagmem.dcache.size
|
||||
);
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void IRAM_ATTR rtc_cntl_hal_disable_tagmem_retention(void *addr)
|
||||
{
|
||||
rtc_cntl_sleep_retent_t *retent = (rtc_cntl_sleep_retent_t *)addr;
|
||||
|
||||
if (addr) {
|
||||
if (retent->tagmem.link_addr) {
|
||||
rtc_cntl_ll_disable_tagmem_retention();
|
||||
if (retent->tagmem.icache.enable) {
|
||||
rtc_cntl_ll_disable_icache_tagmem_retention();
|
||||
}
|
||||
if (retent->tagmem.dcache.enable) {
|
||||
rtc_cntl_ll_disable_dcache_tagmem_retention();
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
#endif // SOC_PM_SUPPORT_TAGMEM_PD
|
||||
|
Reference in New Issue
Block a user