alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-31 14:22:14 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'fix/spi_master_p4_change_default_clk_pll' into 'master'

Browse Source 
fix(driver_spi): master driver change esp32p4 default src to pll

Closes IDF-8313, IDF-13345, IDF-13346, and IDF-13347

See merge request espressif/esp-idf!39700
This commit is contained in:
morris
2025-06-23 22:57:03 +08:00
parent 63304e2d61 768a7a8442
commit d8fa822ad7
10 changed files with 45 additions and 55 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
components/hal/esp32c5/include/hal/spi_ll.h
View File

@@ -39,11 +39,11 @@ extern "C" {
#define HAL_SPI_SWAP_DATA_TX(data, len) HAL_SWAP32((uint32_t)(data) << (32 - len))
#define SPI_LL_GET_HW(ID) (((ID)==1) ? &GPSPI2 : NULL)
#define SPI_LL_DMA_MAX_BIT_LEN (1 << 18) //reg len: 18 bits
#define SPI_LL_DMA_MAX_BIT_LEN SPI_MS_DATA_BITLEN
#define SPI_LL_CPU_MAX_BIT_LEN (16 * 32) //Fifo len: 16 words
#define SPI_LL_MOSI_FREE_LEVEL 1 //Default level after bus initialized
#define SPI_LL_SUPPORT_CLK_SRC_PRE_DIV 1 //clock source have divider before peripheral
#define SPI_LL_CLK_SRC_PRE_DIV_MAX 256//div1(8bit)
#define SPI_LL_PERIPH_CLK_DIV_MAX ((SPI_CLKCNT_N + 1) * (SPI_CLKDIV_PRE + 1)) //peripheral internal maxmum clock divider
/**
* The data structure holding calculated clock configuration. Since the