alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-11-26 20:53:11 +00:00
Code Issues Packages Projects Releases Wiki Activity

feat(spi_master): add test clock src and config validation

Browse Source
This commit is contained in:
wanlei
2023-02-08 19:06:04 +08:00
committed by wanckl
parent 915e1238f0
commit e24067295b
7 changed files with 103 additions and 101 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
components/soc/esp32c6/include/soc/clk_tree_defs.h
View File

@@ -19,7 +19,7 @@ extern "C" {
*
* 2) External 40MHz Crystal Clock: XTAL
*
* 3) Internal 136kHz RC Oscillator: RC_SLOW (may also referrred as SOSC in TRM or reg. description)
* 3) Internal 136kHz RC Oscillator: RC_SLOW (may also referred as SOSC in TRM or reg. description)
*
* This RC oscillator generates a ~136kHz clock signal output as the RC_SLOW_CLK. The exact frequency of this clock
* can be computed in runtime through calibration.