mirror of
https://github.com/espressif/esp-idf.git
synced 2025-09-30 19:19:21 +00:00
feat(panic): base support on p4
This commit is contained in:

committed by
Armando (Dou Yiwen)

parent
5986e63c47
commit
ecf1461f1c
@@ -1,13 +1,18 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
|
||||
* SPDX-FileCopyrightText: 2020-2023 Espressif Systems (Shanghai) CO LTD
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
#pragma once
|
||||
#include "soc/soc.h"
|
||||
|
||||
/* Since riscv does not replace mcause with "pseudo_reason" as it xtensa does
|
||||
* PANIC_RSN_* defined with original interrupt numbers to make it work in
|
||||
* common code
|
||||
*/
|
||||
#define PANIC_RSN_INTWDT_CPU0 ETS_INT_WDT_INUM
|
||||
|
||||
//TODO: IDF-7511
|
||||
#if SOC_CPU_CORES_NUM > 1
|
||||
#define PANIC_RSN_INTWDT_CPU1 ETS_INT_WDT_INUM
|
||||
#endif
|
||||
#define PANIC_RSN_CACHEERR 3
|
||||
|
Reference in New Issue
Block a user