morris
|
5ddeab65e3
|
refactor(mipi_dsi): remove unused LL functions
MIPI DSI PHY reference clock is controlled in hp_sys_clkrst register
|
2024-09-13 12:24:12 +08:00 |
|
wuzhenghui
|
13e42707a0
|
feat(esp_hw_support): add clk tree source gate management api
|
2024-09-11 10:53:01 +08:00 |
|
wuzhenghui
|
05e74480f5
|
feat(esp_system): gate some clock by default to optmize esp32p4 active power
|
2024-09-11 10:53:00 +08:00 |
|
morris
|
b2a62ca860
|
change(dsi): don't send eot packet in lp mode
because some LCD doesn't respond to that
|
2024-08-01 12:48:22 +08:00 |
|
morris
|
28073d9991
|
fix(mipi_dsi): only wait ready for enabled data lane
|
2024-04-30 14:41:52 +08:00 |
|
morris
|
ef57e5105d
|
feat(mipi_dsi): add pm lock for clock source
|
2024-04-23 18:31:16 +08:00 |
|
morris
|
c0289ee6eb
|
fix(drivers): fix typos found by codespell
codespell components/esp_driver*
|
2024-03-28 10:01:27 +08:00 |
|
morris
|
7013815ea7
|
feat(dsi): add mipi dsi driver to esp_lcd
|
2024-01-20 16:50:22 +08:00 |
|