alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-11-03 22:08:28 +00:00
Code Issues Packages Projects Releases Wiki Activity
36,817 Commits 22 Branches 172 Tags
2f6fb59b6b2acd7d923f1598055e843fc4dd8295
Commit Graph

286 Commits

Author SHA1 Message Date
laokaiyao
fc000cd7b7 ci(doc): enable doc build for esp32c5 2024-04-18 19:39:29 +08:00
Marius Vikhammer
1fa59c442b fix(ulp): fixed lp-core not booting during sleep 
LP core was unable to boot when system was in deepsleep.
This was due to lp uart init in LP rom using XTAL as clk source,
which is normally powered down during sleep.

This would cause lp uart to get stuck while printing ROM output,
and the app would never boot.

Also fixed wrong wakeup cause used by HP core for ULP wake up
 2024-04-18 11:36:30 +08:00
Marius Vikhammer
4533f16c34 fix(rtc_memory): fix conflict between LP-ROM and RTC reserved 2024-04-17 13:37:56 +08:00
Marek Fiala
f2b75d81b3 fix(system): fix idf.py build ulp examples containing spaces in path on Win 2024-04-09 14:00:34 +02:00
Alexey Lapshin
4879bac36c feat(ulp): use --mcpu=esp32s3 for esp32s3 2024-04-04 16:12:39 +08:00
Marius Vikhammer
cbc632bd04 fix(lp_core): fix kconfig not allowing using all of LP mem for P4 lp core 2024-03-28 16:39:16 +08:00
Sudeep Mohanty
5228dc348b feat(lp_i2c): Added LP I2C support on the esp32p4 
This commit adds support for the LP I2C peripheral to be used from the
LP core on the esp32p4.
 2024-03-26 08:31:54 +01:00
Dr. Michael Lauer
08dead4b31 feat(ulp-riscv): Add convenience print function that supports different widths 
This commit adds a convenience function to print hex numbers of
different widths on the ULP RISC-V core.

Closes https://github.com/espressif/esp-idf/pull/13180
 2024-03-19 09:41:05 +01:00
Marius Vikhammer
4700f709ca Merge branch 'feature/c5_ulp' into 'master' 
feat(ulp): add basic support for running lp core on C5

Closes IDF-8637

See merge request espressif/esp-idf!29496
 2024-03-19 11:33:51 +08:00
Wu Zheng Hui
ba4b493df8 Merge branch 'fix/lp_core_uart_clk_init' into 'master' 
fix(lp_uart): Fixed LP UART bus clock initialization flow

See merge request espressif/esp-idf!29680
 2024-03-18 10:21:42 +08:00
Sudeep Mohanty
6d73dda897 fix(lp_uart): Fixed LP UART bus clock initialization flow 
This MR updates the LP UART bus clock initialization flow to avoid
a lock up when accessing the LP UART peripheral.
 2024-03-15 09:28:35 +01:00
Sudeep Mohanty
b90a279587 feat(lp-core): Added ability to print from LP ROM on the LP core 
This commit adds the ability to use LP ROM functions from the LP core.
This allows the LP core code to utilize standard functions such as those
for printing from the LP ROM and therefore help reduce the code size on
the LP core.
 2024-03-14 18:45:02 +01:00
Sudeep Mohanty
26fd843376 feat(lp_core): Added support for LP UART on LP core for esp32p4 
This commit enables LP UART support for the LP core on the esp32p4.
 2024-03-14 18:45:02 +01:00
Marius Vikhammer
a32fb07e7b feat(ulp): add basic support for running lp core on C5 2024-03-13 17:37:29 +08:00
Sudeep Mohanty
1c015a3f0d feat(ulp-riscv): Added unit test for RTC I2C 
This commit adds a unit-test for RTC I2C operation on the ULP RISC-V.
 2024-02-21 11:46:19 +01:00
Sudeep Mohanty
993c8d4f0e fix(ulp-riscv): Wrapped all RTC I2C and UART operations in critical sections 
This commit adds a workaround for a bug where the RTC I2C operations
result in a Bus Error when interrupts are enabled. The commit also adds
a critical section protection for UART print operations.
 2024-02-21 11:45:06 +01:00
Sudeep Mohanty
d352ec615a feat(ulp-riscv): Added utility functions for atomicity 
This commit adds utility functions to enter and exit critical sections
in the code flow by disabling and enabling interrupts.
 2024-02-21 11:45:06 +01:00
Sudeep Mohanty
bc74cf808d feat(ulp-riscv): Added Kconfig option to enable ULP RISC-V interrupts 
This commit adds a Kconfig option, CONFIG_ULP_RISCV_INTERRUPT_ENABLE, to
enable interrupts on the ULP RISC-V core on the esp32s2 and esp32s3.
 2024-02-21 11:45:06 +01:00
Omar Chebib
5a32ca10ad feat(lp_core): add a public function to get the timer cycle count 
Closes https://github.com/espressif/esp-idf/issues/13101
 2024-02-09 16:50:02 +08:00
Sudeep Mohanty
7acc152f1c Merge branch 'bugfix/rtc_i2c_not_in_od_mode' into 'master' 
fix(ulp_riscv): Updated RTC I2C to use open-drain IOs

See merge request espressif/esp-idf!28799
 2024-02-06 15:40:24 +08:00
Marius Vikhammer
dff1e5df88 feat(lp_core): add support for lp timer and lp gpio on P4 2024-02-06 09:41:20 +08:00
Sudeep Mohanty
e93c3068a0 fix(ulp_riscv): Updated RTC I2C to use open-drain IOs 
This commit updates the RTC I2C driver in the ULP RISC-V to initialize
all I2C IOs in open-drain mode.
 2024-01-30 14:54:45 +01:00
Sudeep Mohanty
df00205db3 Merge branch 'bugfix_lp_i2c_not_in_od_mode' into 'master' 
fix(lp_i2c): Fixed an issue where the LP_I2C IO lines were not in open-drain mode

Closes IDFGH-11883

See merge request espressif/esp-idf!28739
 2024-01-29 16:47:07 +08:00
Song Ruo Jing
10b41d7a24 Merge branch 'refactor/soc_rtc_h_file' into 'master' 
refactor(rtc): move soc/rtc.h from soc to esp_hw_support component

Closes IDF-8941

See merge request espressif/esp-idf!28238
 2024-01-26 20:20:20 +08:00
Sudeep Mohanty
36ac4631ae fix(lp_i2c): Fixed an issue where the LP_I2C IO lines were not in open-drain mode 
This commit fixes an issue where in the LP I2C IO lines were not
initialized in open-drain mode.

Closes https://github.com/espressif/esp-idf/issues/12969
 2024-01-26 11:25:25 +01:00
Song Ruo Jing
cf93777077 refactor(rtc): move soc/rtc.h from soc to esp_hw_support component 
Deprecated rtc_xtal_freq_t, replaced with soc_xtal_freq_t defined in
clk_tree_defs.h in soc component.
 2024-01-25 19:15:33 +08:00
Marius Vikhammer
1bcfde4e7f fix(ulp): enable astyle linter and format ULP component 2024-01-22 11:43:38 +08:00
Sudeep Mohanty
94e2516f6c feat(ulp-riscv): Added support for RTC IO interrupts for ULP RISC-V 
This commit adds a feature to register RTC IO interrupt handlers for the
ULP RISC-V co-processor.
 2024-01-18 15:59:45 +01:00
Sudeep Mohanty
b9ecc1e57a feat(ulp-riscv): Added SW interrupt capability for ULP RISC-V 
This commit adds a feature to ULP RISC-V where the user can trigger
a software interrupt on the ULP RISC-V core.
 2024-01-18 15:59:40 +01:00
Sudeep Mohanty
70241d13a2 feat(ulp-riscv): Added interrupt allocator and de-allocator 
This commit adds methods to allocate and de-allocate interrupt handlers
for the ULP RISC-V.
 2024-01-18 15:59:35 +01:00
Sudeep Mohanty
a6461eab77 feat(ulp-riscv): Added interrupt vector handling for ULP RISC-V 
This commit adds interrupt vector processing for the ULP RISC-V co-processor.
 2024-01-18 15:59:27 +01:00
Marius Vikhammer
13dd2c9aae Merge branch 'contrib/github_pr_12785' into 'master' 
Provide ulp_adc_deinit() API to fix ADC1 handle leakage (GitHub PR)

Closes IDFGH-11673

See merge request espressif/esp-idf!27916
 2024-01-12 12:03:52 +08:00
Fu Hanxi
d76334d83a Merge branch 'test/fix_lp_core_config_mismatch_issue' into 'master' 
test: fix lp_core config file name mismatch issue

See merge request espressif/esp-idf!28217
 2024-01-04 20:22:13 +08:00
Marius Vikhammer
c05b6533ce change(ulp): added test for ulp adc init/deinit 2024-01-04 10:55:25 +08:00
Armando
3c5a4f9e8a ci(p4): added todo jira for disabled tests on p4 2024-01-04 09:36:38 +08:00
Armando
1ab742b3c3 ci(p4): enable esp32p4 target test 2024-01-04 09:34:55 +08:00
Fu Hanxi
d1f5497f43 test: fix lp_core config file name mismatch issue 2024-01-02 09:36:01 +01:00
wuzhenghui
a967a207c9 feat(ulp): add api to get lp_cpu wakeup cause and clear wakeup source at startup 
Closes https://github.com/espressif/esp-idf/issues/12651
 2023-12-18 11:29:53 +08:00
paul
8596d46774 fix(ulp_adc): Provide ulp_adc_deinit() API to fix ADC1 handle leakage 2023-12-12 23:55:03 +03:00
Marius Vikhammer
0c067fcb05 feat(ulp/lp_core): Added basic support for building and running a LP-Core app on ESP32P4 2023-11-29 10:50:40 +08:00
Marius Vikhammer
d293ad94bd feat(pm): removed dependency on driver component 2023-11-13 15:49:12 +08:00
wuzhenghui
ad2629af54 ci(ulp_test): fix fake sleep of the maincore in ulp pytest cases 2023-10-30 11:18:01 +08:00
Sudeep Mohanty
96933837ce Merge branch 'ci/ulp_test_app_depends_components' into 'master' 
ci(system): Restrict ULP test apps being built and run on CI

Closes IDF-8401

See merge request espressif/esp-idf!26628
 2023-10-24 14:31:57 +08:00
Marius Vikhammer
679b1dc4bb Merge branch 'docs/ulp_lp_uart' into 'master' 
docs(ulp): add info about lp-uart to lp-core docs

See merge request espressif/esp-idf!26405
 2023-10-24 08:30:29 +08:00
Sudeep Mohanty
f6ecaa12e9 ci(system): Restrict ULP test apps being built and run on CI 
This commit updates the dependency list of the ULP test apps. These test
apps will now only build and run when the ULP component is updated.
 2023-10-23 10:54:36 +02:00
Marius Vikhammer
789a8b3446 docs(ulp): add info about lp-uart to lp-core docs 2023-10-23 12:11:34 +08:00
Jakob Hasse
548022fbe6 refactor(linux): excluded all non-Linux components from build 
* All components which won't build (yet) on Linux are excluded.
  This enables switching to Linux in an application without
  explicitly setting COMPONENTS to main in the main
  CMakeLists.txt.
* ESP Timer provides headers for Linux now
* automatically disabling LWIP in Kconfig if it is not available

doc(linux): brought section
  "Component Linux/Mock Support Overview" up to date
 2023-10-16 17:06:54 +08:00
Marius Vikhammer
d27dd4d9cb Merge branch 'docs/show_include_path' into 'master' 
docs: show include path and require component as part of API header

Closes IDF-3134, DOC-1032, and DOC-3629

See merge request espressif/esp-idf!25092
 2023-10-11 09:36:14 +08:00
gaoxu
bc2a6bd730 feat(uart): spilt LP and HP uart set_baudrate function 2023-10-08 10:10:02 +08:00
gaoxu
3e3e928209 feat(uart): move periph_ll_uart_enabled to uart_ll.h 2023-10-08 10:10:02 +08:00