alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-01-21 16:22:14 +00:00
Code Issues Packages Projects Releases Wiki Activity
46,240 Commits 22 Branches 174 Tags
9615bfa2bdbaafcae4e1e310582813bfbb0a3af7
Commit Graph

7048 Commits

Author SHA1 Message Date
morris
36972d5681 Merge branch 'bugfix/ppa_srm_stuck_on_dma_v5.5' into 'release/v5.5' 
fix(ppa): fix potential SRM operation stuck on DMA issue (v5.5)

See merge request espressif/esp-idf!44334
 2025-12-26 09:54:19 +08:00
morris
e5b4993cd2 Merge branch 'backport/recent_backport_collection_v5.5' into 'release/v5.5' 
backport: backport recent i2s/parlio rx/touch related to v5.5

See merge request espressif/esp-idf!43785
 2025-12-26 09:52:26 +08:00
morris
2a481f5bc7 Merge branch 'feat/isp_crop_driver_v5.5' into 'release/v5.5' 
feat(isp): support Crop driver on p4 rev3 (v5.5)

See merge request espressif/esp-idf!43446
 2025-12-26 09:51:13 +08:00
morris
cff4ebe8ff Merge branch 'feat/support_parlio_gdma_eof_on_p4eco5_v5.5' into 'release/v5.5' 
feat(parlio): support parlio gdma eof on p4 rev3.0 (v5.5)

See merge request espressif/esp-idf!44038
 2025-12-23 22:40:38 +08:00
Song Ruo Jing
ca3ff9aced docs(ppa): add a note about bilinear scaling algorithm in PPA SRM 
Closes https://github.com/espressif/esp-idf/issues/17531
 2025-12-22 16:09:06 +08:00
Xiao Xufeng
faf6cc4f84 feat(spi_flash): implement dynamic CPU frequency switching workaround for encrypted writes 
This commit implements a workaround that allows ESP32-C5 to run at 240MHz CPU frequency
normally, while automatically reducing CPU frequency during encrypted flash writes to
ensure correct operation. The frequency limit is chip revision dependent:
- v1.2 and above: limited to 160MHz during encrypted writes
- v1.0 and below: limited to 80MHz during encrypted writes

Key implementation details:
- Frequency limiting is triggered automatically when esp_flash_write_encrypted() is called
- Uses start() flags (ESP_FLASH_START_FLAG_LIMIT_CPU_FREQ) to integrate with OS layer
- Works with both PM enabled and disabled configurations
- Frequency is automatically restored after encrypted write completes
- For ESP32-C5 with 120MHz flash, Flash clock and timing registers are adjusted when
  CPU frequency is reduced to 80MHz
- SPI1 timing registers are configured during frequency switching since encrypted writes
  use SPI1 and must work correctly at reduced CPU frequencies

Code improvements:
- Use SOC_MSPI_FREQ_AXI_CONSTRAINED capability macro instead of hardcoded chip checks
- Control workaround via Kconfig (CONFIG_PM_WORKAROUND_FREQ_LIMIT_ENABLED) instead of
  hardcoded macros
- Add comprehensive test cases covering various PM configurations and edge cases

This workaround enables ESP32-C5 applications to benefit from 240MHz CPU performance
while maintaining reliable encrypted flash write functionality.
 2025-12-17 03:33:29 +08:00
Chen Chen
c9c25684ca feat(isp): support Crop driver on p4 rev3 
Add support for crop driver on p4eco5 and update example in
`isp/multi_pipelines`
 2025-12-15 15:11:45 +08:00
Chen Jichang
0e541d8348 feat(parlio): support parlio gdma eof on p4 rev3.0 2025-12-12 11:50:49 +08:00
Wang
c13ebc1643 docs: add headings for twai and gptimer api reference 
Closes https://github.com/espressif/esp-idf/issues/17891
 2025-11-28 18:15:38 +08:00
laokaiyao
06c5d728c6 docs(pm): updated i2s pm lock type in DFS 
Related https://github.com/espressif/esp-idf/issues/14707
 2025-11-28 15:37:41 +08:00
Chen Chen
6f305d8e42 fix(isp): fix some typos in isp document 2025-11-19 15:22:46 +08:00
armando
86f9d0cf5c feat(isp): added shadow reg settings 2025-11-14 15:54:06 +08:00
Jiang Jiang Jian
dc7304b717 Merge branch 'fix/wrong_channel_gpio_num_on_p4_adc2_v5.5' into 'release/v5.5' 
ADC: add continuous parse data API (v5.5)

See merge request espressif/esp-idf!42205
 2025-11-13 16:07:13 +08:00
Ashish Sharma
30f93c0516 feat(mbedtls): update to version 3.6.5 2025-11-11 16:47:45 +08:00
gaoxu
7077a846af feat(adc): add adc_continuous_parse_data api 2025-11-10 14:28:39 +08:00
Wei Yu Han
eec06b406b docs(ble): Optimized the BLE low power guide 2025-10-30 15:38:22 +08:00
Wei Yuhan
9f56f16292 docs(ble): Fixed the common operation path for all chips 2025-10-30 15:38:08 +08:00
Wei Yuhan
f60b1422ec docs(ble): Replaced BLE with Bluetooth LE 2025-10-30 15:37:42 +08:00
Wei Yu Han
9f07b80c27 docs(ble): Replaced the current table with the link to the Power Save README 
(cherry picked from commit 13b04ab89e)

Co-authored-by: Wei Yuhan <weiyuhan@espressif.com>
 2025-10-30 14:24:10 +08:00
Wei Yu Han
41b9cadc10 docs(ble): Revisied BLE Low Power Giude 
(cherry picked from commit 19fc7319c6)

Co-authored-by: Wei Yuhan <weiyuhan@espressif.com>
 2025-10-30 14:24:09 +08:00
Wei Yu Han
f7b9d60097 Added BLE Low Power Mode Introduction 
(cherry picked from commit 1e84dea7d0)

Co-authored-by: weiyuhan <weiyuhan@espressif.com>
 2025-10-30 14:24:09 +08:00
morris
a0de5f7387 Merge branch 'feature/esp32p4_eco5_support_v5.5' into 'release/v5.5' 
feat(gpio/ledc/uart/2ddma/ppa): ESP32P4 ECO5 related updates (v5.5)

See merge request espressif/esp-idf!42816
 2025-10-27 15:50:42 +08:00
morris
d939ad7db7 Merge branch 'feat/dvp_format_trans_v5.5' into 'release/v5.5' 
feat(cam): support format conversion function (v5.5)

See merge request espressif/esp-idf!41785
 2025-10-27 15:04:35 +08:00
Jiang Jiang Jian
e2748c1c82 Merge branch 'fix/correct_adc_periph_num_on_c2_v5.5' into 'release/v5.5' 
fix(adc): fix ESP32-C2/P4 wrong adc periph num (v5.5)

See merge request espressif/esp-idf!41536
 2025-10-27 14:59:41 +08:00
Jiang Jiang Jian
6cb1869480 Merge branch 'feat/support_esp32p4_eco5_pmu_v5.5' into 'release/v5.5' 
feat(esp_hw_support): update esp32p4 eco5 lowpower features support  (v5.5)

See merge request espressif/esp-idf!42685
 2025-10-27 14:47:33 +08:00
Jiang Jiang Jian
cb8dbac9e5 Merge branch 'docs/freertos_watermark_bytes_v5.5' into 'release/v5.5' 
docs(freertos): fixed stack watermark documentation bytes vs words issue (v5.5)

See merge request espressif/esp-idf!42694
 2025-10-24 13:59:07 +08:00
Alexey Gerenkov
03b0d7f167 Merge branch 'fix/coredump_max_tasks_num_v5.5' into 'release/v5.5' 
fix(coredump): implement CONFIG_ESP_COREDUMP_MAX_TASKS_NUM limitation (v5.5)

See merge request espressif/esp-idf!41015
 2025-10-24 13:56:18 +08:00
morris
1484524ed6 Merge branch 'feat/p4_rev3_isp_blc_v5.5' into 'release/v5.5' 
isp: black level correction driver support on p4 eco5 (v5.5)

See merge request espressif/esp-idf!42796
 2025-10-24 12:10:23 +08:00
gaoxu
be21a7af14 fix(adc): fix wrong adc periph num on C2/P4 2025-10-23 14:52:46 +08:00
Marius Vikhammer
e48bbec0b9 docs(freertos): fixed stack watermark documentation bytes vs words issue 
Upstream freertos reports stack sizes in words, while IDF-kernel uses bytes.
 2025-10-23 09:37:24 +08:00
armando
7a6eb73a93 feat(isp): support BLC driver 2025-10-23 01:17:52 +00:00
Song Ruo Jing
fbdb9413de feat(ledc): ESP32P4 ECO5 LEDC related updates 2025-10-22 20:05:59 +08:00
morris
be2b6efadc feat(dsi): split the dphy config clock and pll reference clock 
this is a breaking change in the esp32p4 ver3.0 silicon.
 2025-10-22 17:26:25 +08:00
morris
3adfb2aa73 Merge branch 'fix/twai_hid_provider_word_ctu_v5.5' into 'release/v5.5' 
fix(driver_twai): hide the provider keyword ctu in idf (v5.5)

See merge request espressif/esp-idf!42321
 2025-10-21 21:26:11 +08:00
wuzhenghui
298087869a feat(esp_hw_support): update cpu_pd support for esp32p4 v3.0 2025-10-20 17:18:20 +08:00
Jiang Jiang Jian
df87d449ab Merge branch 'feat/esp_idf_c61_doc_v5.5' into 'release/v5.5' 
docs(pm): update power management docs for esp32c61 v5.5

See merge request espressif/esp-idf!42693
 2025-10-20 15:21:43 +08:00
gaoxu
de3e6d22e3 feat(cam): support format conversion function 2025-10-20 14:21:34 +08:00
Mahavir Jain
1a760a91e5 Merge branch 'feature/add_ecdsa_p384_support_and_testcases_v5.5' into 'release/v5.5' 
feat: add ecdsa-p384 testcases and relative support for ESP32C5 ECO2 (v5.5)

See merge request espressif/esp-idf!41274
 2025-10-17 22:42:26 +05:30
hebinglin
38e45ae99c docs(pm): update power management docs for esp32c61 v5.5 2025-10-17 15:08:41 +08:00
Shen Mengjing
cd742a30ef docs: Backport random.rst to v5.5 2025-10-17 11:45:26 +08:00
nilesh.kale
364adc79c3 feat: added config member to store block number for high part of ecdsa key 2025-10-16 14:48:13 +08:00
nilesh.kale
ba0618b672 feat: added new config member to provide ecdsa curve type 2025-10-16 14:48:13 +08:00
nilesh.kale
851602ed8e feat: add ecdsa-p384 testcases and relative support for ESP32C5 ECO2 
This commit adds testcases in crypto/hal and mbedtls testapps.
 2025-10-16 14:48:13 +08:00
Mahavir Jain
ea36c4f609 Merge branch 'feature/esp_tee_c5_v5.5' into 'release/v5.5' 
feat(esp_tee): Initial support for ESP32-C5 and related changes (v5.5)

See merge request espressif/esp-idf!42357
 2025-10-16 09:39:23 +05:30
Roland Dobai
ccb8b960a3 Merge branch 'docs/minimal_build_migration_v5.5' into 'release/v5.5' 
docs(migration): add note about MINIMAL_BUILD to 5.5 migration guide (v5.5)

See merge request espressif/esp-idf!42560
 2025-10-15 13:29:51 +02:00
Mahavir Jain
042f29dd66 Merge branch 'fix/change_write_protection_bit_of_shared_security_efuses_v5.5' into 'release/v5.5' 
Reorder write protection bits of some shared security efuses (v5.5)

See merge request espressif/esp-idf!42033
 2025-10-15 09:38:59 +05:30
Mahavir Jain
d28a8a0d11 Merge branch 'fix/improve_rng_documentation_v5.5' into 'release/v5.5' 
fix(docs): Improved RNG documentation (v5.5)

See merge request espressif/esp-idf!42573
 2025-10-14 15:07:13 +05:30
Jiang Jiang Jian
65bd466f70 Merge branch 'docs/update_nimble_pts_info_v5.5' into 'release/v5.5' 
docs(ble): Updated NimBLE certification info (v5.5)

See merge request espressif/esp-idf!42463
 2025-10-14 16:28:30 +08:00
Aditya Patwardhan
2ec0dc5ae8 feat(docs): Added svg file for the RNG 2025-10-14 10:15:49 +05:30
Aditya Patwardhan
f4f4bce739 fix(docs): Improved RNG documentation 
Updated the RNG documentation to add more details
about the High speed ADC as a noise source
and its limitations.

Closes https://github.com/espressif/esp-idf/issues/14665
 2025-10-14 10:15:46 +05:30