wuzhenghui 113f40a3e0 feat(esp_hw_support): support gate PLL div clock source by reference count

2025-05-27 19:55:23 +08:00

..

include/soc

…

private_include

feat(pmu): support ldo dbias & ocode read from efuse for chip752mp

2025-05-07 20:13:11 +08:00

chip_info.c

…

CMakeLists.txt

…

cpu_region_protect.c

…

esp_clk_tree.c

feat(esp_hw_support): support gate PLL div clock source by reference count

2025-05-27 19:55:23 +08:00

esp_cpu_intr.c

…

io_mux.c

feat(esp_hw_support): support esp_perip_clk_init for esp32c5

2025-05-27 19:55:22 +08:00

Kconfig.hw_support

…

Kconfig.mac

…

Kconfig.rtc

…

Kconfig.xtal

…

ocode_init.c

fix(esp_hw_support): Force function calibrate_ocode not inlined to flash

2025-05-14 16:24:03 +08:00

pmu_init.c

refactor: move_ocode_to_pmu_init_c6_c5_c61

2025-05-20 11:08:35 +08:00

pmu_param.c

feat(pmu): support ldo dbias and ocode read from efuse for chip762

2025-05-21 18:05:05 +08:00

pmu_sleep.c

feat(pmu): support ldo dbias & ocode read from efuse for chip752mp

2025-05-07 20:13:11 +08:00

rtc_clk_init.c

…

rtc_clk.c

feat(esp_hw_support): support gate PLL div clock source by reference count

2025-05-27 19:55:23 +08:00

rtc_time.c

feat(esp_hw_support): support esp_perip_clk_init for esp32c5

2025-05-27 19:55:22 +08:00

sar_periph_ctrl.c

…

systimer.c

…