mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-08 12:10:59 +00:00

If the TimerGroup 0 clock is disabled and then reenabled, the watchdog registers (Flashboot protection included) will be re-enabled, and some seconds later, will trigger an unintended reset. Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>