mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-05 12:51:31 +00:00

This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.