mirror of
https://github.com/espressif/esp-idf.git
synced 2025-11-04 06:11:06 +00:00
69096ddce5
Software support for PMS module. Allows controlled memory access to IRAM (R/W/X) and DRAM0 (R/W) On/locked by default, configurable in Kconfig (esp_system) Closes https://jira.espressif.com:8443/browse/IDF-2092
114 lines
2.8 KiB
C
114 lines
2.8 KiB
C
#include "esp_system.h"
|
|
#include "esp_private/system_internal.h"
|
|
#include "esp_heap_caps.h"
|
|
#include "freertos/FreeRTOS.h"
|
|
#include "freertos/task.h"
|
|
#include "soc/cpu.h"
|
|
#include "soc/rtc.h"
|
|
#include "soc/rtc_cntl_reg.h"
|
|
#include "esp_private/panic_internal.h"
|
|
#include "esp_rom_uart.h"
|
|
#if CONFIG_IDF_TARGET_ESP32S2
|
|
#include "esp32s2/memprot.h"
|
|
#elif CONFIG_IDF_TARGET_ESP32S3
|
|
#include "esp32s3/memprot.h"
|
|
#elif CONFIG_IDF_TARGET_ESP32C3
|
|
#include "esp32c3/memprot.h"
|
|
#endif
|
|
|
|
|
|
#define SHUTDOWN_HANDLERS_NO 4
|
|
static shutdown_handler_t shutdown_handlers[SHUTDOWN_HANDLERS_NO];
|
|
|
|
esp_err_t esp_register_shutdown_handler(shutdown_handler_t handler)
|
|
{
|
|
for (int i = 0; i < SHUTDOWN_HANDLERS_NO; i++) {
|
|
if (shutdown_handlers[i] == handler) {
|
|
return ESP_ERR_INVALID_STATE;
|
|
} else if (shutdown_handlers[i] == NULL) {
|
|
shutdown_handlers[i] = handler;
|
|
return ESP_OK;
|
|
}
|
|
}
|
|
return ESP_ERR_NO_MEM;
|
|
}
|
|
|
|
esp_err_t esp_unregister_shutdown_handler(shutdown_handler_t handler)
|
|
{
|
|
for (int i = 0; i < SHUTDOWN_HANDLERS_NO; i++) {
|
|
if (shutdown_handlers[i] == handler) {
|
|
shutdown_handlers[i] = NULL;
|
|
return ESP_OK;
|
|
}
|
|
}
|
|
return ESP_ERR_INVALID_STATE;
|
|
}
|
|
|
|
void IRAM_ATTR esp_restart_noos_dig(void)
|
|
{
|
|
// make sure all the panic handler output is sent from UART FIFO
|
|
if (CONFIG_ESP_CONSOLE_UART_NUM >= 0) {
|
|
esp_rom_uart_tx_wait_idle(CONFIG_ESP_CONSOLE_UART_NUM);
|
|
}
|
|
|
|
// switch to XTAL (otherwise we will keep running from the PLL)
|
|
rtc_clk_cpu_freq_set_xtal();
|
|
|
|
#if CONFIG_IDF_TARGET_ESP32
|
|
esp_cpu_unstall(PRO_CPU_NUM);
|
|
#endif
|
|
// reset the digital part
|
|
SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
|
|
while (true) {
|
|
;
|
|
}
|
|
}
|
|
|
|
void IRAM_ATTR esp_restart(void)
|
|
{
|
|
for (int i = SHUTDOWN_HANDLERS_NO - 1; i >= 0; i--) {
|
|
if (shutdown_handlers[i]) {
|
|
shutdown_handlers[i]();
|
|
}
|
|
}
|
|
|
|
// Disable scheduler on this core.
|
|
vTaskSuspendAll();
|
|
|
|
bool digital_reset_needed = false;
|
|
#if CONFIG_ESP_SYSTEM_CONFIG_MEMPROT_FEATURE
|
|
if (esp_memprot_is_intr_ena_any() || esp_memprot_is_locked_any()) {
|
|
digital_reset_needed = true;
|
|
}
|
|
#endif
|
|
if (digital_reset_needed) {
|
|
esp_restart_noos_dig();
|
|
}
|
|
esp_restart_noos();
|
|
}
|
|
|
|
uint32_t esp_get_free_heap_size( void )
|
|
{
|
|
return heap_caps_get_free_size( MALLOC_CAP_DEFAULT );
|
|
}
|
|
|
|
uint32_t esp_get_free_internal_heap_size( void )
|
|
{
|
|
return heap_caps_get_free_size( MALLOC_CAP_8BIT | MALLOC_CAP_DMA | MALLOC_CAP_INTERNAL );
|
|
}
|
|
|
|
uint32_t esp_get_minimum_free_heap_size( void )
|
|
{
|
|
return heap_caps_get_minimum_free_size( MALLOC_CAP_DEFAULT );
|
|
}
|
|
|
|
const char *esp_get_idf_version(void)
|
|
{
|
|
return IDF_VER;
|
|
}
|
|
|
|
void __attribute__((noreturn)) esp_system_abort(const char *details)
|
|
{
|
|
panic_abort(details);
|
|
}
|