mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-31 04:59:55 +00:00
135 lines
3.0 KiB
C
135 lines
3.0 KiB
C
// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
//
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
// The HAL layer for AES
|
|
|
|
#include "hal/aes_hal.h"
|
|
#include "hal/aes_ll.h"
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include "soc/soc_caps.h"
|
|
|
|
uint8_t aes_hal_setkey(const uint8_t *key, size_t key_bytes, int mode)
|
|
{
|
|
aes_ll_set_mode(mode, key_bytes);
|
|
|
|
uint8_t key_bytes_in_hardware = aes_ll_write_key(key, key_bytes / 4);
|
|
/* Used for fault injection check: all words of key data should have been written to hardware */
|
|
return key_bytes_in_hardware;
|
|
}
|
|
|
|
/**
|
|
* @brief Busy wait until the AES accelerator is idle
|
|
*
|
|
*/
|
|
static inline void aes_hal_wait_idle(void)
|
|
{
|
|
while (aes_ll_get_state() != ESP_AES_STATE_IDLE) {
|
|
}
|
|
}
|
|
|
|
void aes_hal_transform_block(const void *input_block, void *output_block)
|
|
{
|
|
aes_ll_write_block(input_block);
|
|
aes_ll_start_transform();
|
|
aes_hal_wait_idle();
|
|
aes_ll_read_block(output_block);
|
|
}
|
|
|
|
#if SOC_AES_SUPPORT_DMA
|
|
|
|
|
|
void aes_hal_transform_dma_start(size_t num_blocks)
|
|
{
|
|
aes_ll_dma_enable(true);
|
|
|
|
/* Write the number of blocks */
|
|
aes_ll_set_num_blocks(num_blocks);
|
|
|
|
/* Start encrypting/decrypting */
|
|
aes_ll_start_transform();
|
|
}
|
|
|
|
void aes_hal_transform_dma_finish(void)
|
|
{
|
|
aes_ll_dma_exit();
|
|
aes_ll_dma_enable(false);
|
|
}
|
|
|
|
void aes_hal_mode_init(esp_aes_mode_t mode)
|
|
{
|
|
/* Set the algorith mode CBC, CFB ... */
|
|
aes_ll_set_block_mode(mode);
|
|
/* Presently hard-coding the INC function to 32 bit */
|
|
if (mode == ESP_AES_BLOCK_MODE_CTR) {
|
|
aes_ll_set_inc();
|
|
}
|
|
}
|
|
|
|
void aes_hal_set_iv(const uint8_t *iv)
|
|
{
|
|
aes_ll_set_iv(iv);
|
|
}
|
|
|
|
void aes_hal_read_iv(uint8_t *iv)
|
|
{
|
|
aes_ll_read_iv(iv);
|
|
}
|
|
|
|
void aes_hal_wait_done()
|
|
{
|
|
while (aes_ll_get_state() != ESP_AES_STATE_DONE) {}
|
|
}
|
|
|
|
|
|
#endif //SOC_AES_SUPPORT_DMA
|
|
|
|
#if SOC_AES_SUPPORT_GCM
|
|
|
|
void aes_hal_gcm_calc_hash(uint8_t *gcm_hash)
|
|
{
|
|
aes_ll_dma_enable(true);
|
|
aes_ll_start_transform();
|
|
|
|
aes_hal_wait_idle();
|
|
|
|
aes_ll_gcm_read_hash(gcm_hash);
|
|
}
|
|
|
|
void aes_hal_transform_dma_gcm_start(size_t num_blocks)
|
|
{
|
|
|
|
/* Write the number of blocks */
|
|
aes_ll_set_num_blocks(num_blocks);
|
|
|
|
/* Start encrypting/decrypting */
|
|
aes_ll_cont_transform();
|
|
}
|
|
|
|
void aes_hal_gcm_init(size_t aad_num_blocks, size_t num_valid_bit)
|
|
{
|
|
aes_ll_gcm_set_aad_num_blocks(aad_num_blocks);
|
|
aes_ll_gcm_set_num_valid_bit(num_valid_bit);
|
|
}
|
|
|
|
void aes_hal_gcm_read_tag(uint8_t *tag, size_t tag_len)
|
|
{
|
|
uint8_t tag_res[TAG_BYTES];
|
|
aes_ll_gcm_read_tag(tag_res);
|
|
memcpy(tag, tag_res, tag_len);
|
|
}
|
|
|
|
|
|
#endif //SOC_AES_SUPPORT_GCM
|