mirror of
https://github.com/espressif/esp-idf.git
synced 2026-01-09 18:52:08 +00:00
Bootloader enables SAR ADC in test mode to get some entropy for the RNG. The bits which control the ADC test mux were not disabled, which caused extra ~24uA current to be drawn from VRTC, increasing deep sleep current consumption. This change disables relevant test mode bits in bootloader_random_disable.