mirror of
https://github.com/espressif/esp-idf.git
synced 2026-01-21 19:25:53 +00:00
96 lines
2.1 KiB
C
96 lines
2.1 KiB
C
|
|
/*
|
|
* SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include "hal/cache_types.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/**
|
|
* Cache init and cache hal context init
|
|
*/
|
|
void cache_hal_init(void);
|
|
|
|
/**
|
|
* @brief Disable cache
|
|
*
|
|
* Disable the ICache or DCache or both, all the items in the corresponding Cache(s) will be invalideated.
|
|
* Next request to these items will trigger a transaction to the external memory (flash / psram)
|
|
*
|
|
* @note If the autoload feature is enabled, this API will return until the ICache autoload is disabled.
|
|
*
|
|
* @param type see `cache_type_t`
|
|
*/
|
|
void cache_hal_disable(cache_type_t type);
|
|
|
|
/**
|
|
* @brief Enable cache
|
|
*
|
|
* Enable the ICache or DCache or both.
|
|
*
|
|
* @param type see `cache_type_t`
|
|
*/
|
|
void cache_hal_enable(cache_type_t type);
|
|
|
|
/**
|
|
* @brief Invalidate cache supported addr
|
|
*
|
|
* Invalidate a Cache item for either ICache or DCache.
|
|
*
|
|
* @param vaddr Start address of the region to be invalidated
|
|
* @param size Size of the region to be invalidated
|
|
*/
|
|
void cache_hal_invalidate_addr(uint32_t vaddr, uint32_t size);
|
|
|
|
#if SOC_CACHE_WRITEBACK_SUPPORTED
|
|
/**
|
|
* @brief Writeback cache supported addr
|
|
*
|
|
* Writeback the DCache item to external memory
|
|
*
|
|
* @param vaddr Start address of the region to writeback
|
|
* @param size Size of the region to writeback
|
|
*/
|
|
void cache_hal_writeback_addr(uint32_t vaddr, uint32_t size);
|
|
#endif //#if SOC_CACHE_WRITEBACK_SUPPORTED
|
|
|
|
#if SOC_CACHE_FREEZE_SUPPORTED
|
|
/**
|
|
* @brief Freeze cache
|
|
*
|
|
* Freeze cache, CPU access to cache will be suspended, until the cache is unfrozen.
|
|
*
|
|
* @param type see `cache_type_t`
|
|
*/
|
|
void cache_hal_freeze(cache_type_t type);
|
|
|
|
/**
|
|
* @brief Unfreeze cache
|
|
*
|
|
* Unfreeze cache, CPU access to cache will be restored
|
|
*
|
|
* @param type see `cache_type_t`
|
|
*/
|
|
void cache_hal_unfreeze(cache_type_t type);
|
|
#endif //#if SOC_CACHE_FREEZE_SUPPORTED
|
|
|
|
/**
|
|
* @brief Get cache line size, in bytes
|
|
*
|
|
* @param type see `cache_type_t`
|
|
*
|
|
* @return cache line size, in bytes
|
|
*/
|
|
uint32_t cache_hal_get_cache_line_size(cache_type_t type);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|