mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-12 07:33:17 +00:00

Move the fifo reset to after disabling the tx core clock. And add external non-free running clock src test.
Supported Targets | ESP32-C5 | ESP32-C6 | ESP32-H2 | ESP32-P4 |
---|