mirror of
https://github.com/espressif/esp-idf.git
synced 2025-10-30 12:50:41 +00:00
0c97fbd5ba
This commit removes the riscv_interrupts.h header is it has become redundant. The previously exposed API has been handled as follows: - "riscv_interrupt_enable()" and "riscv_interrupt_disable()" have been removed. These functions were declarations only and never had any implementation. - "riscv_global_interrupts_enable()" and "riscv_global_interrupts_disable()" renamed to "rv_utils_intr_global_enable()" and "rv_utils_intr_global_disable()" respectively and now placed in rv_utils.h
109 lines
2.6 KiB
C
109 lines
2.6 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
#include <stdint.h>
|
|
#include <stddef.h>
|
|
#include <assert.h>
|
|
#include "soc/soc.h"
|
|
#include "riscv/interrupt.h"
|
|
#include "soc/interrupt_reg.h"
|
|
#include "riscv/csr.h"
|
|
#include "esp_attr.h"
|
|
|
|
#define RV_INT_COUNT 32
|
|
|
|
static inline void assert_valid_rv_int_num(int rv_int_num)
|
|
{
|
|
assert(rv_int_num != 0 && rv_int_num < RV_INT_COUNT && "Invalid CPU interrupt number");
|
|
}
|
|
|
|
/*************************** Software interrupt dispatcher ***************************/
|
|
|
|
|
|
typedef struct {
|
|
intr_handler_t handler;
|
|
void *arg;
|
|
} intr_handler_item_t;
|
|
|
|
static intr_handler_item_t s_intr_handlers[32];
|
|
|
|
void intr_handler_set(int int_no, intr_handler_t fn, void *arg)
|
|
{
|
|
assert_valid_rv_int_num(int_no);
|
|
|
|
s_intr_handlers[int_no] = (intr_handler_item_t) {
|
|
.handler = fn,
|
|
.arg = arg
|
|
};
|
|
}
|
|
|
|
intr_handler_t intr_handler_get(int rv_int_num)
|
|
{
|
|
return s_intr_handlers[rv_int_num].handler;
|
|
}
|
|
|
|
void *intr_handler_get_arg(int rv_int_num)
|
|
{
|
|
return s_intr_handlers[rv_int_num].arg;
|
|
}
|
|
|
|
/* called from vectors.S */
|
|
void _global_interrupt_handler(intptr_t sp, int mcause)
|
|
{
|
|
intr_handler_item_t it = s_intr_handlers[mcause];
|
|
if (it.handler) {
|
|
(*it.handler)(it.arg);
|
|
}
|
|
}
|
|
|
|
/*************************** RISC-V interrupt enable/disable ***************************/
|
|
|
|
void intr_matrix_route(int intr_src, int intr_num)
|
|
{
|
|
assert(intr_num != 0);
|
|
|
|
REG_WRITE(DR_REG_INTERRUPT_BASE + 4 * intr_src, intr_num);
|
|
}
|
|
|
|
uint32_t esprv_intc_get_interrupt_unmask(void)
|
|
{
|
|
return REG_READ(INTERRUPT_CORE0_CPU_INT_ENABLE_REG);
|
|
}
|
|
|
|
/*************************** ESP-RV Interrupt Controller ***************************/
|
|
|
|
enum intr_type esprv_intc_int_get_type(int intr_num)
|
|
{
|
|
uint32_t intr_type_reg = REG_READ(INTERRUPT_CORE0_CPU_INT_TYPE_REG);
|
|
return (intr_type_reg & (1 << intr_num)) ? INTR_TYPE_EDGE : INTR_TYPE_LEVEL;
|
|
}
|
|
|
|
int esprv_intc_int_get_priority(int rv_int_num)
|
|
{
|
|
uint32_t intr_priority_reg = REG_READ(INTC_INT_PRIO_REG(rv_int_num));
|
|
return intr_priority_reg;
|
|
}
|
|
|
|
/*************************** Exception names. Used in .gdbinit file. ***************************/
|
|
|
|
const char *riscv_excp_names[16] __attribute__((used)) = {
|
|
"misaligned_fetch",
|
|
"fault_fetch",
|
|
"illegal_instruction",
|
|
"breakpoint",
|
|
"misaligned_load",
|
|
"fault_load",
|
|
"misaligned_store",
|
|
"fault_store",
|
|
"user_ecall",
|
|
"supervisor_ecall",
|
|
"hypervisor_ecall",
|
|
"machine_ecall",
|
|
"exec_page_fault",
|
|
"load_page_fault",
|
|
"reserved",
|
|
"store_page_fault"
|
|
};
|