Logo
Explore Help
Sign In
alex/esp-idf
1
0
Fork 0
You've already forked esp-idf
mirror of https://github.com/espressif/esp-idf.git synced 2025-09-25 09:42:35 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
d38b22b11bf03364eb32577329469c6c3cc6c37b
esp-idf/components/soc/esp32
History
Ivan Grokhotkov d38b22b11b soc/rtc, sleep: don’t lower the bias for wakeup state
This fixes watchdog resets occurring during wakeup from light sleep.
2018-04-26 18:52:45 +08:00
..
include/soc
soc/rtc, sleep: don’t lower the bias for wakeup state
2018-04-26 18:52:45 +08:00
test
soc/rtc: run 32k XTAL startup test only in PSRAM config
2018-03-26 10:14:13 +08:00
cpu_util.c
esp_restart: fix possible race while stalling other CPU, enable WDT early
2017-10-26 19:53:53 +08:00
i2c_apll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_bbpll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_rtc_clk.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_clk.c
soc/rtc: fix switching between 80/160 and 240MHz
2018-03-27 10:55:59 +08:00
rtc_init.c
esp_adc_cal/Add eFuse functionality
2018-02-13 21:22:48 +08:00
rtc_pm.c
soc/rtc: don’t switch frequency in rtc_sleep_init
2018-04-26 18:52:45 +08:00
rtc_sleep.c
soc/rtc: allow main XTAL to be powered on in sleep
2018-04-26 18:52:45 +08:00
rtc_time.c
soc/rtc: add a function to wait for slow clock cycle
2017-10-26 19:53:53 +08:00
soc_log.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
soc_memory_layout.c
Add logic to make external RAM usable with malloc()
2017-09-28 17:17:50 +08:00
Powered by Gitea Version: 1.24.6 Page: 160ms Template: 5ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API