Logo
Explore Help
Register Sign In
alex/esp-idf
1
0
Fork 0
You've already forked esp-idf
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-09 12:35:28 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
d488bb7bacca80e6089bdf070bb1e10324d31dbb
esp-idf/components/soc/esp32
History
krzychb d488bb7bac Provided more meaningful parameter names by renaming 'bit_num' to 'duty_resolution' and 'div_num' to 'clock_divider'
2017-11-15 08:08:12 +01:00
..
include/soc
Provided more meaningful parameter names by renaming 'bit_num' to 'duty_resolution' and 'div_num' to 'clock_divider'
2017-11-15 08:08:12 +01:00
test
soc/rtc: add tests for CPU frequency switching
2017-10-26 19:53:53 +08:00
cpu_util.c
esp_restart: fix possible race while stalling other CPU, enable WDT early
2017-10-26 19:53:53 +08:00
i2c_apll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_bbpll.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
i2c_rtc_clk.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_clk.c
soc/rtc: raise core voltage when 80MHz flash frequency is used
2017-11-08 21:13:02 +08:00
rtc_init.c
soc/rtc: add function to get/set VDDSDIO configuration
2017-11-03 15:49:09 +08:00
rtc_pm.c
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
rtc_sleep.c
soc/rtc: add function to get/set VDDSDIO configuration
2017-11-03 15:49:09 +08:00
rtc_time.c
soc/rtc: add a function to wait for slow clock cycle
2017-10-26 19:53:53 +08:00
soc_log.h
soc: add source code of rtc_clk, rtc_pm
2017-04-11 15:45:54 +08:00
soc_memory_layout.c
Add logic to make external RAM usable with malloc()
2017-09-28 17:17:50 +08:00
Powered by Gitea Version: 1.24.4 Page: 64ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API