alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2025-08-23 01:10:46 +00:00
Code Issues Packages Projects Releases Wiki Activity
Files
ee3de247e211206a19d7cd562cbbd7147d4dcad5
esp-idf/components/soc/esp32h4/include/modem/modem_syscon_reg.h
wuzhenghui dd9613bed0 feat(soc): update esp32h4 mdoem soc headers
2025-06-17 21:56:07 +08:00

827 lines
50 KiB
C
Raw Blame History

/**
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
#pragma once
#include <stdint.h>
#include "modem/reg_base.h"
#ifdef __cplusplus
extern "C" {
#endif
/* MODEM_SYSCON_TEST_CONF_REG register */
#define MODEM_SYSCON_TEST_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x0)
/* MODEM_SYSCON_CLK_EN : R/W; bitpos: [0]; default: 0; */
#define MODEM_SYSCON_CLK_EN (BIT(0))
#define MODEM_SYSCON_CLK_EN_M (MODEM_SYSCON_CLK_EN_V << MODEM_SYSCON_CLK_EN_S)
#define MODEM_SYSCON_CLK_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_EN_S 0
/* MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT : R/W; bitpos: [1]; default: 0; */
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT (BIT(1))
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT_M (MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT_V << MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT_S)
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT_V 0x00000001U
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_BT_S 1
/* MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI : R/W; bitpos: [2]; default: 0; */
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI (BIT(2))
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI_M (MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI_V << MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI_S)
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI_V 0x00000001U
#define MODEM_SYSCON_MODEM_ANT_FORCE_SEL_WIFI_S 2
/* MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH : R/W; bitpos: [3]; default: 0; */
#define MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH (BIT(3))
#define MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH_M (MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH_V << MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH_S)
#define MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH_V 0x00000001U
#define MODEM_SYSCON_FPGA_DEBUG_CLKSWITCH_S 3
/* MODEM_SYSCON_FPGA_DEBUG_CLK80 : R/W; bitpos: [4]; default: 0; */
#define MODEM_SYSCON_FPGA_DEBUG_CLK80 (BIT(4))
#define MODEM_SYSCON_FPGA_DEBUG_CLK80_M (MODEM_SYSCON_FPGA_DEBUG_CLK80_V << MODEM_SYSCON_FPGA_DEBUG_CLK80_S)
#define MODEM_SYSCON_FPGA_DEBUG_CLK80_V 0x00000001U
#define MODEM_SYSCON_FPGA_DEBUG_CLK80_S 4
/* MODEM_SYSCON_FPGA_DEBUG_CLK40 : R/W; bitpos: [5]; default: 0; */
#define MODEM_SYSCON_FPGA_DEBUG_CLK40 (BIT(5))
#define MODEM_SYSCON_FPGA_DEBUG_CLK40_M (MODEM_SYSCON_FPGA_DEBUG_CLK40_V << MODEM_SYSCON_FPGA_DEBUG_CLK40_S)
#define MODEM_SYSCON_FPGA_DEBUG_CLK40_V 0x00000001U
#define MODEM_SYSCON_FPGA_DEBUG_CLK40_S 5
/* MODEM_SYSCON_FPGA_DEBUG_CLK20 : R/W; bitpos: [6]; default: 0; */
#define MODEM_SYSCON_FPGA_DEBUG_CLK20 (BIT(6))
#define MODEM_SYSCON_FPGA_DEBUG_CLK20_M (MODEM_SYSCON_FPGA_DEBUG_CLK20_V << MODEM_SYSCON_FPGA_DEBUG_CLK20_S)
#define MODEM_SYSCON_FPGA_DEBUG_CLK20_V 0x00000001U
#define MODEM_SYSCON_FPGA_DEBUG_CLK20_S 6
/* MODEM_SYSCON_FPGA_DEBUG_CLK10 : R/W; bitpos: [7]; default: 0; */
#define MODEM_SYSCON_FPGA_DEBUG_CLK10 (BIT(7))
#define MODEM_SYSCON_FPGA_DEBUG_CLK10_M (MODEM_SYSCON_FPGA_DEBUG_CLK10_V << MODEM_SYSCON_FPGA_DEBUG_CLK10_S)
#define MODEM_SYSCON_FPGA_DEBUG_CLK10_V 0x00000001U
#define MODEM_SYSCON_FPGA_DEBUG_CLK10_S 7
/* MODEM_SYSCON_MODEM_MEM_MODE_FORCE : R/W; bitpos: [8]; default: 1; */
#define MODEM_SYSCON_MODEM_MEM_MODE_FORCE (BIT(8))
#define MODEM_SYSCON_MODEM_MEM_MODE_FORCE_M (MODEM_SYSCON_MODEM_MEM_MODE_FORCE_V << MODEM_SYSCON_MODEM_MEM_MODE_FORCE_S)
#define MODEM_SYSCON_MODEM_MEM_MODE_FORCE_V 0x00000001U
#define MODEM_SYSCON_MODEM_MEM_MODE_FORCE_S 8
/* MODEM_SYSCON_CLK_CONF_REG register */
#define MODEM_SYSCON_CLK_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x4)
/* MODEM_SYSCON_PWDET_SAR_CLOCK_ENA : R/W; bitpos: [0]; default: 0; */
#define MODEM_SYSCON_PWDET_SAR_CLOCK_ENA (BIT(0))
#define MODEM_SYSCON_PWDET_SAR_CLOCK_ENA_M (MODEM_SYSCON_PWDET_SAR_CLOCK_ENA_V << MODEM_SYSCON_PWDET_SAR_CLOCK_ENA_S)
#define MODEM_SYSCON_PWDET_SAR_CLOCK_ENA_V 0x00000001U
#define MODEM_SYSCON_PWDET_SAR_CLOCK_ENA_S 0
/* MODEM_SYSCON_PWDET_CLK_DIV_NUM : R/W; bitpos: [8:1]; default: 1; */
#define MODEM_SYSCON_PWDET_CLK_DIV_NUM 0x000000FFU
#define MODEM_SYSCON_PWDET_CLK_DIV_NUM_M (MODEM_SYSCON_PWDET_CLK_DIV_NUM_V << MODEM_SYSCON_PWDET_CLK_DIV_NUM_S)
#define MODEM_SYSCON_PWDET_CLK_DIV_NUM_V 0x000000FFU
#define MODEM_SYSCON_PWDET_CLK_DIV_NUM_S 1
/* MODEM_SYSCON_CLK_TX_DAC_INV_ENA : R/W; bitpos: [9]; default: 0; */
#define MODEM_SYSCON_CLK_TX_DAC_INV_ENA (BIT(9))
#define MODEM_SYSCON_CLK_TX_DAC_INV_ENA_M (MODEM_SYSCON_CLK_TX_DAC_INV_ENA_V << MODEM_SYSCON_CLK_TX_DAC_INV_ENA_S)
#define MODEM_SYSCON_CLK_TX_DAC_INV_ENA_V 0x00000001U
#define MODEM_SYSCON_CLK_TX_DAC_INV_ENA_S 9
/* MODEM_SYSCON_CLK_RX_ADC_INV_ENA : R/W; bitpos: [10]; default: 0; */
#define MODEM_SYSCON_CLK_RX_ADC_INV_ENA (BIT(10))
#define MODEM_SYSCON_CLK_RX_ADC_INV_ENA_M (MODEM_SYSCON_CLK_RX_ADC_INV_ENA_V << MODEM_SYSCON_CLK_RX_ADC_INV_ENA_S)
#define MODEM_SYSCON_CLK_RX_ADC_INV_ENA_V 0x00000001U
#define MODEM_SYSCON_CLK_RX_ADC_INV_ENA_S 10
/* MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA : R/W; bitpos: [11]; default: 0; */
#define MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA (BIT(11))
#define MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA_M (MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA_V << MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA_S)
#define MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA_V 0x00000001U
#define MODEM_SYSCON_CLK_PWDET_ADC_INV_ENA_S 11
/* MODEM_SYSCON_CLK_I2C_MST_SEL_160M : R/W; bitpos: [12]; default: 0; */
#define MODEM_SYSCON_CLK_I2C_MST_SEL_160M (BIT(12))
#define MODEM_SYSCON_CLK_I2C_MST_SEL_160M_M (MODEM_SYSCON_CLK_I2C_MST_SEL_160M_V << MODEM_SYSCON_CLK_I2C_MST_SEL_160M_S)
#define MODEM_SYSCON_CLK_I2C_MST_SEL_160M_V 0x00000001U
#define MODEM_SYSCON_CLK_I2C_MST_SEL_160M_S 12
/* MODEM_SYSCON_CLK_DATA_DUMP_MUX : R/W; bitpos: [21]; default: 0; */
#define MODEM_SYSCON_CLK_DATA_DUMP_MUX (BIT(21))
#define MODEM_SYSCON_CLK_DATA_DUMP_MUX_M (MODEM_SYSCON_CLK_DATA_DUMP_MUX_V << MODEM_SYSCON_CLK_DATA_DUMP_MUX_S)
#define MODEM_SYSCON_CLK_DATA_DUMP_MUX_V 0x00000001U
#define MODEM_SYSCON_CLK_DATA_DUMP_MUX_S 21
/* MODEM_SYSCON_CLK_ETM_EN : R/W; bitpos: [22]; default: 0; */
#define MODEM_SYSCON_CLK_ETM_EN (BIT(22))
#define MODEM_SYSCON_CLK_ETM_EN_M (MODEM_SYSCON_CLK_ETM_EN_V << MODEM_SYSCON_CLK_ETM_EN_S)
#define MODEM_SYSCON_CLK_ETM_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_ETM_EN_S 22
/* MODEM_SYSCON_CLK_ZB_APB_EN : R/W; bitpos: [23]; default: 0; */
#define MODEM_SYSCON_CLK_ZB_APB_EN (BIT(23))
#define MODEM_SYSCON_CLK_ZB_APB_EN_M (MODEM_SYSCON_CLK_ZB_APB_EN_V << MODEM_SYSCON_CLK_ZB_APB_EN_S)
#define MODEM_SYSCON_CLK_ZB_APB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_ZB_APB_EN_S 23
/* MODEM_SYSCON_CLK_ZBMAC_EN : R/W; bitpos: [24]; default: 0; */
#define MODEM_SYSCON_CLK_ZBMAC_EN (BIT(24))
#define MODEM_SYSCON_CLK_ZBMAC_EN_M (MODEM_SYSCON_CLK_ZBMAC_EN_V << MODEM_SYSCON_CLK_ZBMAC_EN_S)
#define MODEM_SYSCON_CLK_ZBMAC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_ZBMAC_EN_S 24
/* MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN : R/W; bitpos: [25]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN (BIT(25))
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_S 25
/* MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN : R/W; bitpos: [26]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN (BIT(26))
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_S 26
/* MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN : R/W; bitpos: [27]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN (BIT(27))
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_S 27
/* MODEM_SYSCON_CLK_MODEM_SEC_APB_EN : R/W; bitpos: [28]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN (BIT(28))
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_S 28
/* MODEM_SYSCON_CLK_MODEM_SEC_EN : R/W; bitpos: [29]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_EN (BIT(29))
#define MODEM_SYSCON_CLK_MODEM_SEC_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_EN_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_EN_S 29
/* MODEM_SYSCON_CLK_BLE_TIMER_EN : R/W; bitpos: [30]; default: 0; */
#define MODEM_SYSCON_CLK_BLE_TIMER_EN (BIT(30))
#define MODEM_SYSCON_CLK_BLE_TIMER_EN_M (MODEM_SYSCON_CLK_BLE_TIMER_EN_V << MODEM_SYSCON_CLK_BLE_TIMER_EN_S)
#define MODEM_SYSCON_CLK_BLE_TIMER_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_BLE_TIMER_EN_S 30
/* MODEM_SYSCON_CLK_DATA_DUMP_EN : R/W; bitpos: [31]; default: 0; */
#define MODEM_SYSCON_CLK_DATA_DUMP_EN (BIT(31))
#define MODEM_SYSCON_CLK_DATA_DUMP_EN_M (MODEM_SYSCON_CLK_DATA_DUMP_EN_V << MODEM_SYSCON_CLK_DATA_DUMP_EN_S)
#define MODEM_SYSCON_CLK_DATA_DUMP_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_DATA_DUMP_EN_S 31
/* MODEM_SYSCON_CLK_CONF_FORCE_ON_REG register */
#define MODEM_SYSCON_CLK_CONF_FORCE_ON_REG (DR_REG_MODEM_SYSCON_BASE + 0x8)
/* MODEM_SYSCON_CLK_AON_FO : R/W; bitpos: [0]; default: 0; */
#define MODEM_SYSCON_CLK_AON_FO (BIT(0))
#define MODEM_SYSCON_CLK_AON_FO_M (MODEM_SYSCON_CLK_AON_FO_V << MODEM_SYSCON_CLK_AON_FO_S)
#define MODEM_SYSCON_CLK_AON_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_AON_FO_S 0
/* MODEM_SYSCON_CLK_PLL_FO : R/W; bitpos: [1]; default: 0; */
#define MODEM_SYSCON_CLK_PLL_FO (BIT(1))
#define MODEM_SYSCON_CLK_PLL_FO_M (MODEM_SYSCON_CLK_PLL_FO_V << MODEM_SYSCON_CLK_PLL_FO_S)
#define MODEM_SYSCON_CLK_PLL_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_PLL_FO_S 1
/* MODEM_SYSCON_CLK_MODEM_SEC_FO : R/W; bitpos: [2]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_FO (BIT(2))
#define MODEM_SYSCON_CLK_MODEM_SEC_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_FO_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_FO_S 2
/* MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO : R/W; bitpos: [3]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO (BIT(3))
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_ECB_FO_S 3
/* MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO : R/W; bitpos: [4]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO (BIT(4))
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_CCM_FO_S 4
/* MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO : R/W; bitpos: [5]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO (BIT(5))
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_BAH_FO_S 5
/* MODEM_SYSCON_CLK_MODEM_SEC_APB_FO : R/W; bitpos: [6]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_FO (BIT(6))
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_APB_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_APB_FO_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_APB_FO_S 6
/* MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO : R/W; bitpos: [7]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO (BIT(7))
#define MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO_S)
#define MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_MODEM_SEC_AHB_FO_S 7
/* MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO : R/W; bitpos: [8]; default: 0; */
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO (BIT(8))
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO_M (MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO_V << MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO_S)
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_INF_FO_S 8
/* MODEM_SYSCON_CLK_FE_DAC_INF_FO : R/W; bitpos: [9]; default: 0; */
#define MODEM_SYSCON_CLK_FE_DAC_INF_FO (BIT(9))
#define MODEM_SYSCON_CLK_FE_DAC_INF_FO_M (MODEM_SYSCON_CLK_FE_DAC_INF_FO_V << MODEM_SYSCON_CLK_FE_DAC_INF_FO_S)
#define MODEM_SYSCON_CLK_FE_DAC_INF_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_DAC_INF_FO_S 9
/* MODEM_SYSCON_CLK_FE_APB_FO : R/W; bitpos: [10]; default: 0; */
#define MODEM_SYSCON_CLK_FE_APB_FO (BIT(10))
#define MODEM_SYSCON_CLK_FE_APB_FO_M (MODEM_SYSCON_CLK_FE_APB_FO_V << MODEM_SYSCON_CLK_FE_APB_FO_S)
#define MODEM_SYSCON_CLK_FE_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_APB_FO_S 10
/* MODEM_SYSCON_CLK_FE_ADC_INF_FO : R/W; bitpos: [11]; default: 0; */
#define MODEM_SYSCON_CLK_FE_ADC_INF_FO (BIT(11))
#define MODEM_SYSCON_CLK_FE_ADC_INF_FO_M (MODEM_SYSCON_CLK_FE_ADC_INF_FO_V << MODEM_SYSCON_CLK_FE_ADC_INF_FO_S)
#define MODEM_SYSCON_CLK_FE_ADC_INF_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_ADC_INF_FO_S 11
/* MODEM_SYSCON_CLK_FE_80M_FO : R/W; bitpos: [12]; default: 0; */
#define MODEM_SYSCON_CLK_FE_80M_FO (BIT(12))
#define MODEM_SYSCON_CLK_FE_80M_FO_M (MODEM_SYSCON_CLK_FE_80M_FO_V << MODEM_SYSCON_CLK_FE_80M_FO_S)
#define MODEM_SYSCON_CLK_FE_80M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_80M_FO_S 12
/* MODEM_SYSCON_CLK_FE_40M_FO : R/W; bitpos: [13]; default: 0; */
#define MODEM_SYSCON_CLK_FE_40M_FO (BIT(13))
#define MODEM_SYSCON_CLK_FE_40M_FO_M (MODEM_SYSCON_CLK_FE_40M_FO_V << MODEM_SYSCON_CLK_FE_40M_FO_S)
#define MODEM_SYSCON_CLK_FE_40M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_40M_FO_S 13
/* MODEM_SYSCON_CLK_FE_20M_FO : R/W; bitpos: [14]; default: 0; */
#define MODEM_SYSCON_CLK_FE_20M_FO (BIT(14))
#define MODEM_SYSCON_CLK_FE_20M_FO_M (MODEM_SYSCON_CLK_FE_20M_FO_V << MODEM_SYSCON_CLK_FE_20M_FO_S)
#define MODEM_SYSCON_CLK_FE_20M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_20M_FO_S 14
/* MODEM_SYSCON_CLK_FE_160M_FO : R/W; bitpos: [15]; default: 0; */
#define MODEM_SYSCON_CLK_FE_160M_FO (BIT(15))
#define MODEM_SYSCON_CLK_FE_160M_FO_M (MODEM_SYSCON_CLK_FE_160M_FO_V << MODEM_SYSCON_CLK_FE_160M_FO_S)
#define MODEM_SYSCON_CLK_FE_160M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_160M_FO_S 15
/* MODEM_SYSCON_CLK_ETM_FO : R/W; bitpos: [16]; default: 0; */
#define MODEM_SYSCON_CLK_ETM_FO (BIT(16))
#define MODEM_SYSCON_CLK_ETM_FO_M (MODEM_SYSCON_CLK_ETM_FO_V << MODEM_SYSCON_CLK_ETM_FO_S)
#define MODEM_SYSCON_CLK_ETM_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_ETM_FO_S 16
/* MODEM_SYSCON_CLK_ETM_APB_FO : R/W; bitpos: [17]; default: 0; */
#define MODEM_SYSCON_CLK_ETM_APB_FO (BIT(17))
#define MODEM_SYSCON_CLK_ETM_APB_FO_M (MODEM_SYSCON_CLK_ETM_APB_FO_V << MODEM_SYSCON_CLK_ETM_APB_FO_S)
#define MODEM_SYSCON_CLK_ETM_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_ETM_APB_FO_S 17
/* MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO : R/W; bitpos: [18]; default: 0; */
#define MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO (BIT(18))
#define MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO_M (MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO_V << MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO_S)
#define MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_DATA_DUMP_MEM_FO_S 18
/* MODEM_SYSCON_CLK_DATA_DUMP_FO : R/W; bitpos: [19]; default: 0; */
#define MODEM_SYSCON_CLK_DATA_DUMP_FO (BIT(19))
#define MODEM_SYSCON_CLK_DATA_DUMP_FO_M (MODEM_SYSCON_CLK_DATA_DUMP_FO_V << MODEM_SYSCON_CLK_DATA_DUMP_FO_S)
#define MODEM_SYSCON_CLK_DATA_DUMP_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_DATA_DUMP_FO_S 19
/* MODEM_SYSCON_CLK_BTMAC_FO : R/W; bitpos: [20]; default: 0; */
#define MODEM_SYSCON_CLK_BTMAC_FO (BIT(20))
#define MODEM_SYSCON_CLK_BTMAC_FO_M (MODEM_SYSCON_CLK_BTMAC_FO_V << MODEM_SYSCON_CLK_BTMAC_FO_S)
#define MODEM_SYSCON_CLK_BTMAC_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BTMAC_FO_S 20
/* MODEM_SYSCON_CLK_BTMAC_AHB_FO : R/W; bitpos: [21]; default: 0; */
#define MODEM_SYSCON_CLK_BTMAC_AHB_FO (BIT(21))
#define MODEM_SYSCON_CLK_BTMAC_AHB_FO_M (MODEM_SYSCON_CLK_BTMAC_AHB_FO_V << MODEM_SYSCON_CLK_BTMAC_AHB_FO_S)
#define MODEM_SYSCON_CLK_BTMAC_AHB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BTMAC_AHB_FO_S 21
/* MODEM_SYSCON_CLK_BT_APB_FO : R/W; bitpos: [22]; default: 0; */
#define MODEM_SYSCON_CLK_BT_APB_FO (BIT(22))
#define MODEM_SYSCON_CLK_BT_APB_FO_M (MODEM_SYSCON_CLK_BT_APB_FO_V << MODEM_SYSCON_CLK_BT_APB_FO_S)
#define MODEM_SYSCON_CLK_BT_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_APB_FO_S 22
/* MODEM_SYSCON_CLK_BT_APB_32M_FO : R/W; bitpos: [23]; default: 0; */
#define MODEM_SYSCON_CLK_BT_APB_32M_FO (BIT(23))
#define MODEM_SYSCON_CLK_BT_APB_32M_FO_M (MODEM_SYSCON_CLK_BT_APB_32M_FO_V << MODEM_SYSCON_CLK_BT_APB_32M_FO_S)
#define MODEM_SYSCON_CLK_BT_APB_32M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_APB_32M_FO_S 23
/* MODEM_SYSCON_CLK_BT_8M_FO : R/W; bitpos: [24]; default: 0; */
#define MODEM_SYSCON_CLK_BT_8M_FO (BIT(24))
#define MODEM_SYSCON_CLK_BT_8M_FO_M (MODEM_SYSCON_CLK_BT_8M_FO_V << MODEM_SYSCON_CLK_BT_8M_FO_S)
#define MODEM_SYSCON_CLK_BT_8M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_8M_FO_S 24
/* MODEM_SYSCON_CLK_BT_80M_FO : R/W; bitpos: [25]; default: 0; */
#define MODEM_SYSCON_CLK_BT_80M_FO (BIT(25))
#define MODEM_SYSCON_CLK_BT_80M_FO_M (MODEM_SYSCON_CLK_BT_80M_FO_V << MODEM_SYSCON_CLK_BT_80M_FO_S)
#define MODEM_SYSCON_CLK_BT_80M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_80M_FO_S 25
/* MODEM_SYSCON_CLK_BT_40M_FO : R/W; bitpos: [26]; default: 0; */
#define MODEM_SYSCON_CLK_BT_40M_FO (BIT(26))
#define MODEM_SYSCON_CLK_BT_40M_FO_M (MODEM_SYSCON_CLK_BT_40M_FO_V << MODEM_SYSCON_CLK_BT_40M_FO_S)
#define MODEM_SYSCON_CLK_BT_40M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_40M_FO_S 26
/* MODEM_SYSCON_CLK_BT_32M_FO : R/W; bitpos: [27]; default: 0; */
#define MODEM_SYSCON_CLK_BT_32M_FO (BIT(27))
#define MODEM_SYSCON_CLK_BT_32M_FO_M (MODEM_SYSCON_CLK_BT_32M_FO_V << MODEM_SYSCON_CLK_BT_32M_FO_S)
#define MODEM_SYSCON_CLK_BT_32M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_32M_FO_S 27
/* MODEM_SYSCON_CLK_BT_16M_FO : R/W; bitpos: [28]; default: 0; */
#define MODEM_SYSCON_CLK_BT_16M_FO (BIT(28))
#define MODEM_SYSCON_CLK_BT_16M_FO_M (MODEM_SYSCON_CLK_BT_16M_FO_V << MODEM_SYSCON_CLK_BT_16M_FO_S)
#define MODEM_SYSCON_CLK_BT_16M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_16M_FO_S 28
/* MODEM_SYSCON_CLK_BT_160M_FO : R/W; bitpos: [29]; default: 0; */
#define MODEM_SYSCON_CLK_BT_160M_FO (BIT(29))
#define MODEM_SYSCON_CLK_BT_160M_FO_M (MODEM_SYSCON_CLK_BT_160M_FO_V << MODEM_SYSCON_CLK_BT_160M_FO_S)
#define MODEM_SYSCON_CLK_BT_160M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_160M_FO_S 29
/* MODEM_SYSCON_CLK_BLE_TIMER_FO : R/W; bitpos: [30]; default: 0; */
#define MODEM_SYSCON_CLK_BLE_TIMER_FO (BIT(30))
#define MODEM_SYSCON_CLK_BLE_TIMER_FO_M (MODEM_SYSCON_CLK_BLE_TIMER_FO_V << MODEM_SYSCON_CLK_BLE_TIMER_FO_S)
#define MODEM_SYSCON_CLK_BLE_TIMER_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BLE_TIMER_FO_S 30
/* MODEM_SYSCON_CLK_BLE_TIMER_APB_FO : R/W; bitpos: [31]; default: 0; */
#define MODEM_SYSCON_CLK_BLE_TIMER_APB_FO (BIT(31))
#define MODEM_SYSCON_CLK_BLE_TIMER_APB_FO_M (MODEM_SYSCON_CLK_BLE_TIMER_APB_FO_V << MODEM_SYSCON_CLK_BLE_TIMER_APB_FO_S)
#define MODEM_SYSCON_CLK_BLE_TIMER_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_BLE_TIMER_APB_FO_S 31
/* MODEM_SYSCON_CLK_CONF_POWER_ST_REG register */
#define MODEM_SYSCON_CLK_CONF_POWER_ST_REG (DR_REG_MODEM_SYSCON_BASE + 0xc)
/* MODEM_SYSCON_CLK_ZB_ST_MAP : R/W; bitpos: [11:8]; default: 0; */
#define MODEM_SYSCON_CLK_ZB_ST_MAP 0x0000000FU
#define MODEM_SYSCON_CLK_ZB_ST_MAP_M (MODEM_SYSCON_CLK_ZB_ST_MAP_V << MODEM_SYSCON_CLK_ZB_ST_MAP_S)
#define MODEM_SYSCON_CLK_ZB_ST_MAP_V 0x0000000FU
#define MODEM_SYSCON_CLK_ZB_ST_MAP_S 8
/* MODEM_SYSCON_CLK_FE_ST_MAP : R/W; bitpos: [15:12]; default: 0; */
#define MODEM_SYSCON_CLK_FE_ST_MAP 0x0000000FU
#define MODEM_SYSCON_CLK_FE_ST_MAP_M (MODEM_SYSCON_CLK_FE_ST_MAP_V << MODEM_SYSCON_CLK_FE_ST_MAP_S)
#define MODEM_SYSCON_CLK_FE_ST_MAP_V 0x0000000FU
#define MODEM_SYSCON_CLK_FE_ST_MAP_S 12
/* MODEM_SYSCON_CLK_BT_ST_MAP : R/W; bitpos: [19:16]; default: 0; */
#define MODEM_SYSCON_CLK_BT_ST_MAP 0x0000000FU
#define MODEM_SYSCON_CLK_BT_ST_MAP_M (MODEM_SYSCON_CLK_BT_ST_MAP_V << MODEM_SYSCON_CLK_BT_ST_MAP_S)
#define MODEM_SYSCON_CLK_BT_ST_MAP_V 0x0000000FU
#define MODEM_SYSCON_CLK_BT_ST_MAP_S 16
/* MODEM_SYSCON_CLK_WIFI_ST_MAP : R/W; bitpos: [23:20]; default: 0; */
#define MODEM_SYSCON_CLK_WIFI_ST_MAP 0x0000000FU
#define MODEM_SYSCON_CLK_WIFI_ST_MAP_M (MODEM_SYSCON_CLK_WIFI_ST_MAP_V << MODEM_SYSCON_CLK_WIFI_ST_MAP_S)
#define MODEM_SYSCON_CLK_WIFI_ST_MAP_V 0x0000000FU
#define MODEM_SYSCON_CLK_WIFI_ST_MAP_S 20
/* MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP : R/W; bitpos: [27:24]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP 0x0000000FU
#define MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP_M (MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP_V << MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP_S)
#define MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP_V 0x0000000FU
#define MODEM_SYSCON_CLK_MODEM_PERI_ST_MAP_S 24
/* MODEM_SYSCON_CLK_MODEM_APB_ST_MAP : R/W; bitpos: [31:28]; default: 0; */
#define MODEM_SYSCON_CLK_MODEM_APB_ST_MAP 0x0000000FU
#define MODEM_SYSCON_CLK_MODEM_APB_ST_MAP_M (MODEM_SYSCON_CLK_MODEM_APB_ST_MAP_V << MODEM_SYSCON_CLK_MODEM_APB_ST_MAP_S)
#define MODEM_SYSCON_CLK_MODEM_APB_ST_MAP_V 0x0000000FU
#define MODEM_SYSCON_CLK_MODEM_APB_ST_MAP_S 28
/* MODEM_SYSCON_MODEM_RST_CONF_REG register */
#define MODEM_SYSCON_MODEM_RST_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x10)
/* MODEM_SYSCON_RST_FE_TXLOGAIN : R/W; bitpos: [6]; default: 0; */
#define MODEM_SYSCON_RST_FE_TXLOGAIN (BIT(6))
#define MODEM_SYSCON_RST_FE_TXLOGAIN_M (MODEM_SYSCON_RST_FE_TXLOGAIN_V << MODEM_SYSCON_RST_FE_TXLOGAIN_S)
#define MODEM_SYSCON_RST_FE_TXLOGAIN_V 0x00000001U
#define MODEM_SYSCON_RST_FE_TXLOGAIN_S 6
/* MODEM_SYSCON_RST_FE_SDM : R/W; bitpos: [7]; default: 0; */
#define MODEM_SYSCON_RST_FE_SDM (BIT(7))
#define MODEM_SYSCON_RST_FE_SDM_M (MODEM_SYSCON_RST_FE_SDM_V << MODEM_SYSCON_RST_FE_SDM_S)
#define MODEM_SYSCON_RST_FE_SDM_V 0x00000001U
#define MODEM_SYSCON_RST_FE_SDM_S 7
/* MODEM_SYSCON_RST_WIFIBB : R/W; bitpos: [8]; default: 0; */
#define MODEM_SYSCON_RST_WIFIBB (BIT(8))
#define MODEM_SYSCON_RST_WIFIBB_M (MODEM_SYSCON_RST_WIFIBB_V << MODEM_SYSCON_RST_WIFIBB_S)
#define MODEM_SYSCON_RST_WIFIBB_V 0x00000001U
#define MODEM_SYSCON_RST_WIFIBB_S 8
/* MODEM_SYSCON_RST_WIFIMAC : R/W; bitpos: [9]; default: 0; */
#define MODEM_SYSCON_RST_WIFIMAC (BIT(9))
#define MODEM_SYSCON_RST_WIFIMAC_M (MODEM_SYSCON_RST_WIFIMAC_V << MODEM_SYSCON_RST_WIFIMAC_S)
#define MODEM_SYSCON_RST_WIFIMAC_V 0x00000001U
#define MODEM_SYSCON_RST_WIFIMAC_S 9
/* MODEM_SYSCON_RST_FE_PWDET_ADC : R/W; bitpos: [10]; default: 0; */
#define MODEM_SYSCON_RST_FE_PWDET_ADC (BIT(10))
#define MODEM_SYSCON_RST_FE_PWDET_ADC_M (MODEM_SYSCON_RST_FE_PWDET_ADC_V << MODEM_SYSCON_RST_FE_PWDET_ADC_S)
#define MODEM_SYSCON_RST_FE_PWDET_ADC_V 0x00000001U
#define MODEM_SYSCON_RST_FE_PWDET_ADC_S 10
/* MODEM_SYSCON_RST_FE_DAC : R/W; bitpos: [11]; default: 0; */
#define MODEM_SYSCON_RST_FE_DAC (BIT(11))
#define MODEM_SYSCON_RST_FE_DAC_M (MODEM_SYSCON_RST_FE_DAC_V << MODEM_SYSCON_RST_FE_DAC_S)
#define MODEM_SYSCON_RST_FE_DAC_V 0x00000001U
#define MODEM_SYSCON_RST_FE_DAC_S 11
/* MODEM_SYSCON_RST_FE_ADC : R/W; bitpos: [12]; default: 0; */
#define MODEM_SYSCON_RST_FE_ADC (BIT(12))
#define MODEM_SYSCON_RST_FE_ADC_M (MODEM_SYSCON_RST_FE_ADC_V << MODEM_SYSCON_RST_FE_ADC_S)
#define MODEM_SYSCON_RST_FE_ADC_V 0x00000001U
#define MODEM_SYSCON_RST_FE_ADC_S 12
/* MODEM_SYSCON_RST_FE_AHB : R/W; bitpos: [13]; default: 0; */
#define MODEM_SYSCON_RST_FE_AHB (BIT(13))
#define MODEM_SYSCON_RST_FE_AHB_M (MODEM_SYSCON_RST_FE_AHB_V << MODEM_SYSCON_RST_FE_AHB_S)
#define MODEM_SYSCON_RST_FE_AHB_V 0x00000001U
#define MODEM_SYSCON_RST_FE_AHB_S 13
/* MODEM_SYSCON_RST_FE : R/W; bitpos: [14]; default: 0; */
#define MODEM_SYSCON_RST_FE (BIT(14))
#define MODEM_SYSCON_RST_FE_M (MODEM_SYSCON_RST_FE_V << MODEM_SYSCON_RST_FE_S)
#define MODEM_SYSCON_RST_FE_V 0x00000001U
#define MODEM_SYSCON_RST_FE_S 14
/* MODEM_SYSCON_RST_BTMAC_APB : R/W; bitpos: [15]; default: 0; */
#define MODEM_SYSCON_RST_BTMAC_APB (BIT(15))
#define MODEM_SYSCON_RST_BTMAC_APB_M (MODEM_SYSCON_RST_BTMAC_APB_V << MODEM_SYSCON_RST_BTMAC_APB_S)
#define MODEM_SYSCON_RST_BTMAC_APB_V 0x00000001U
#define MODEM_SYSCON_RST_BTMAC_APB_S 15
/* MODEM_SYSCON_RST_BTMAC : R/W; bitpos: [16]; default: 0; */
#define MODEM_SYSCON_RST_BTMAC (BIT(16))
#define MODEM_SYSCON_RST_BTMAC_M (MODEM_SYSCON_RST_BTMAC_V << MODEM_SYSCON_RST_BTMAC_S)
#define MODEM_SYSCON_RST_BTMAC_V 0x00000001U
#define MODEM_SYSCON_RST_BTMAC_S 16
/* MODEM_SYSCON_RST_BTBB_APB : R/W; bitpos: [17]; default: 0; */
#define MODEM_SYSCON_RST_BTBB_APB (BIT(17))
#define MODEM_SYSCON_RST_BTBB_APB_M (MODEM_SYSCON_RST_BTBB_APB_V << MODEM_SYSCON_RST_BTBB_APB_S)
#define MODEM_SYSCON_RST_BTBB_APB_V 0x00000001U
#define MODEM_SYSCON_RST_BTBB_APB_S 17
/* MODEM_SYSCON_RST_BTBB : R/W; bitpos: [18]; default: 0; */
#define MODEM_SYSCON_RST_BTBB (BIT(18))
#define MODEM_SYSCON_RST_BTBB_M (MODEM_SYSCON_RST_BTBB_V << MODEM_SYSCON_RST_BTBB_S)
#define MODEM_SYSCON_RST_BTBB_V 0x00000001U
#define MODEM_SYSCON_RST_BTBB_S 18
/* MODEM_SYSCON_RST_COEX_BTMAC_APB : R/W; bitpos: [19]; default: 0; */
#define MODEM_SYSCON_RST_COEX_BTMAC_APB (BIT(19))
#define MODEM_SYSCON_RST_COEX_BTMAC_APB_M (MODEM_SYSCON_RST_COEX_BTMAC_APB_V << MODEM_SYSCON_RST_COEX_BTMAC_APB_S)
#define MODEM_SYSCON_RST_COEX_BTMAC_APB_V 0x00000001U
#define MODEM_SYSCON_RST_COEX_BTMAC_APB_S 19
/* MODEM_SYSCON_RST_COEX_BTMAC : R/W; bitpos: [20]; default: 0; */
#define MODEM_SYSCON_RST_COEX_BTMAC (BIT(20))
#define MODEM_SYSCON_RST_COEX_BTMAC_M (MODEM_SYSCON_RST_COEX_BTMAC_V << MODEM_SYSCON_RST_COEX_BTMAC_S)
#define MODEM_SYSCON_RST_COEX_BTMAC_V 0x00000001U
#define MODEM_SYSCON_RST_COEX_BTMAC_S 20
/* MODEM_SYSCON_RST_ETM : R/W; bitpos: [22]; default: 0; */
#define MODEM_SYSCON_RST_ETM (BIT(22))
#define MODEM_SYSCON_RST_ETM_M (MODEM_SYSCON_RST_ETM_V << MODEM_SYSCON_RST_ETM_S)
#define MODEM_SYSCON_RST_ETM_V 0x00000001U
#define MODEM_SYSCON_RST_ETM_S 22
/* MODEM_SYSCON_RST_ZBMAC_APB : R/W; bitpos: [23]; default: 0; */
#define MODEM_SYSCON_RST_ZBMAC_APB (BIT(23))
#define MODEM_SYSCON_RST_ZBMAC_APB_M (MODEM_SYSCON_RST_ZBMAC_APB_V << MODEM_SYSCON_RST_ZBMAC_APB_S)
#define MODEM_SYSCON_RST_ZBMAC_APB_V 0x00000001U
#define MODEM_SYSCON_RST_ZBMAC_APB_S 23
/* MODEM_SYSCON_RST_ZBMAC : R/W; bitpos: [24]; default: 0; */
#define MODEM_SYSCON_RST_ZBMAC (BIT(24))
#define MODEM_SYSCON_RST_ZBMAC_M (MODEM_SYSCON_RST_ZBMAC_V << MODEM_SYSCON_RST_ZBMAC_S)
#define MODEM_SYSCON_RST_ZBMAC_V 0x00000001U
#define MODEM_SYSCON_RST_ZBMAC_S 24
/* MODEM_SYSCON_RST_MODEM_ECB : R/W; bitpos: [25]; default: 0; */
#define MODEM_SYSCON_RST_MODEM_ECB (BIT(25))
#define MODEM_SYSCON_RST_MODEM_ECB_M (MODEM_SYSCON_RST_MODEM_ECB_V << MODEM_SYSCON_RST_MODEM_ECB_S)
#define MODEM_SYSCON_RST_MODEM_ECB_V 0x00000001U
#define MODEM_SYSCON_RST_MODEM_ECB_S 25
/* MODEM_SYSCON_RST_MODEM_CCM : R/W; bitpos: [26]; default: 0; */
#define MODEM_SYSCON_RST_MODEM_CCM (BIT(26))
#define MODEM_SYSCON_RST_MODEM_CCM_M (MODEM_SYSCON_RST_MODEM_CCM_V << MODEM_SYSCON_RST_MODEM_CCM_S)
#define MODEM_SYSCON_RST_MODEM_CCM_V 0x00000001U
#define MODEM_SYSCON_RST_MODEM_CCM_S 26
/* MODEM_SYSCON_RST_MODEM_BAH : R/W; bitpos: [27]; default: 0; */
#define MODEM_SYSCON_RST_MODEM_BAH (BIT(27))
#define MODEM_SYSCON_RST_MODEM_BAH_M (MODEM_SYSCON_RST_MODEM_BAH_V << MODEM_SYSCON_RST_MODEM_BAH_S)
#define MODEM_SYSCON_RST_MODEM_BAH_V 0x00000001U
#define MODEM_SYSCON_RST_MODEM_BAH_S 27
/* MODEM_SYSCON_RST_MODEM_SEC : R/W; bitpos: [29]; default: 0; */
#define MODEM_SYSCON_RST_MODEM_SEC (BIT(29))
#define MODEM_SYSCON_RST_MODEM_SEC_M (MODEM_SYSCON_RST_MODEM_SEC_V << MODEM_SYSCON_RST_MODEM_SEC_S)
#define MODEM_SYSCON_RST_MODEM_SEC_V 0x00000001U
#define MODEM_SYSCON_RST_MODEM_SEC_S 29
/* MODEM_SYSCON_RST_BLE_TIMER : R/W; bitpos: [30]; default: 0; */
#define MODEM_SYSCON_RST_BLE_TIMER (BIT(30))
#define MODEM_SYSCON_RST_BLE_TIMER_M (MODEM_SYSCON_RST_BLE_TIMER_V << MODEM_SYSCON_RST_BLE_TIMER_S)
#define MODEM_SYSCON_RST_BLE_TIMER_V 0x00000001U
#define MODEM_SYSCON_RST_BLE_TIMER_S 30
/* MODEM_SYSCON_RST_DATA_DUMP : R/W; bitpos: [31]; default: 0; */
#define MODEM_SYSCON_RST_DATA_DUMP (BIT(31))
#define MODEM_SYSCON_RST_DATA_DUMP_M (MODEM_SYSCON_RST_DATA_DUMP_V << MODEM_SYSCON_RST_DATA_DUMP_S)
#define MODEM_SYSCON_RST_DATA_DUMP_V 0x00000001U
#define MODEM_SYSCON_RST_DATA_DUMP_S 31
/* MODEM_SYSCON_CLK_CONF1_REG register */
#define MODEM_SYSCON_CLK_CONF1_REG (DR_REG_MODEM_SYSCON_BASE + 0x14)
/* MODEM_SYSCON_CLK_WIFIBB_22M_EN : R/W; bitpos: [0]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_22M_EN (BIT(0))
#define MODEM_SYSCON_CLK_WIFIBB_22M_EN_M (MODEM_SYSCON_CLK_WIFIBB_22M_EN_V << MODEM_SYSCON_CLK_WIFIBB_22M_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_22M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_22M_EN_S 0
/* MODEM_SYSCON_CLK_WIFIBB_40M_EN : R/W; bitpos: [1]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40M_EN (BIT(1))
#define MODEM_SYSCON_CLK_WIFIBB_40M_EN_M (MODEM_SYSCON_CLK_WIFIBB_40M_EN_V << MODEM_SYSCON_CLK_WIFIBB_40M_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_40M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40M_EN_S 1
/* MODEM_SYSCON_CLK_WIFIBB_44M_EN : R/W; bitpos: [2]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_44M_EN (BIT(2))
#define MODEM_SYSCON_CLK_WIFIBB_44M_EN_M (MODEM_SYSCON_CLK_WIFIBB_44M_EN_V << MODEM_SYSCON_CLK_WIFIBB_44M_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_44M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_44M_EN_S 2
/* MODEM_SYSCON_CLK_WIFIBB_80M_EN : R/W; bitpos: [3]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80M_EN (BIT(3))
#define MODEM_SYSCON_CLK_WIFIBB_80M_EN_M (MODEM_SYSCON_CLK_WIFIBB_80M_EN_V << MODEM_SYSCON_CLK_WIFIBB_80M_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_80M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80M_EN_S 3
/* MODEM_SYSCON_CLK_WIFIBB_40X_EN : R/W; bitpos: [4]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40X_EN (BIT(4))
#define MODEM_SYSCON_CLK_WIFIBB_40X_EN_M (MODEM_SYSCON_CLK_WIFIBB_40X_EN_V << MODEM_SYSCON_CLK_WIFIBB_40X_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_40X_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40X_EN_S 4
/* MODEM_SYSCON_CLK_WIFIBB_80X_EN : R/W; bitpos: [5]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80X_EN (BIT(5))
#define MODEM_SYSCON_CLK_WIFIBB_80X_EN_M (MODEM_SYSCON_CLK_WIFIBB_80X_EN_V << MODEM_SYSCON_CLK_WIFIBB_80X_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_80X_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80X_EN_S 5
/* MODEM_SYSCON_CLK_WIFIBB_40X1_EN : R/W; bitpos: [6]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40X1_EN (BIT(6))
#define MODEM_SYSCON_CLK_WIFIBB_40X1_EN_M (MODEM_SYSCON_CLK_WIFIBB_40X1_EN_V << MODEM_SYSCON_CLK_WIFIBB_40X1_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_40X1_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40X1_EN_S 6
/* MODEM_SYSCON_CLK_WIFIBB_80X1_EN : R/W; bitpos: [7]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80X1_EN (BIT(7))
#define MODEM_SYSCON_CLK_WIFIBB_80X1_EN_M (MODEM_SYSCON_CLK_WIFIBB_80X1_EN_V << MODEM_SYSCON_CLK_WIFIBB_80X1_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_80X1_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80X1_EN_S 7
/* MODEM_SYSCON_CLK_WIFIBB_160X1_EN : R/W; bitpos: [8]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_160X1_EN (BIT(8))
#define MODEM_SYSCON_CLK_WIFIBB_160X1_EN_M (MODEM_SYSCON_CLK_WIFIBB_160X1_EN_V << MODEM_SYSCON_CLK_WIFIBB_160X1_EN_S)
#define MODEM_SYSCON_CLK_WIFIBB_160X1_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_160X1_EN_S 8
/* MODEM_SYSCON_CLK_WIFIMAC_EN : R/W; bitpos: [9]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIMAC_EN (BIT(9))
#define MODEM_SYSCON_CLK_WIFIMAC_EN_M (MODEM_SYSCON_CLK_WIFIMAC_EN_V << MODEM_SYSCON_CLK_WIFIMAC_EN_S)
#define MODEM_SYSCON_CLK_WIFIMAC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIMAC_EN_S 9
/* MODEM_SYSCON_CLK_WIFI_APB_EN : R/W; bitpos: [10]; default: 0; */
#define MODEM_SYSCON_CLK_WIFI_APB_EN (BIT(10))
#define MODEM_SYSCON_CLK_WIFI_APB_EN_M (MODEM_SYSCON_CLK_WIFI_APB_EN_V << MODEM_SYSCON_CLK_WIFI_APB_EN_S)
#define MODEM_SYSCON_CLK_WIFI_APB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFI_APB_EN_S 10
/* MODEM_SYSCON_CLK_FE_20M_EN : R/W; bitpos: [11]; default: 0; */
#define MODEM_SYSCON_CLK_FE_20M_EN (BIT(11))
#define MODEM_SYSCON_CLK_FE_20M_EN_M (MODEM_SYSCON_CLK_FE_20M_EN_V << MODEM_SYSCON_CLK_FE_20M_EN_S)
#define MODEM_SYSCON_CLK_FE_20M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_20M_EN_S 11
/* MODEM_SYSCON_CLK_FE_40M_EN : R/W; bitpos: [12]; default: 0; */
#define MODEM_SYSCON_CLK_FE_40M_EN (BIT(12))
#define MODEM_SYSCON_CLK_FE_40M_EN_M (MODEM_SYSCON_CLK_FE_40M_EN_V << MODEM_SYSCON_CLK_FE_40M_EN_S)
#define MODEM_SYSCON_CLK_FE_40M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_40M_EN_S 12
/* MODEM_SYSCON_CLK_FE_80M_EN : R/W; bitpos: [13]; default: 0; */
#define MODEM_SYSCON_CLK_FE_80M_EN (BIT(13))
#define MODEM_SYSCON_CLK_FE_80M_EN_M (MODEM_SYSCON_CLK_FE_80M_EN_V << MODEM_SYSCON_CLK_FE_80M_EN_S)
#define MODEM_SYSCON_CLK_FE_80M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_80M_EN_S 13
/* MODEM_SYSCON_CLK_FE_160M_EN : R/W; bitpos: [14]; default: 0; */
#define MODEM_SYSCON_CLK_FE_160M_EN (BIT(14))
#define MODEM_SYSCON_CLK_FE_160M_EN_M (MODEM_SYSCON_CLK_FE_160M_EN_V << MODEM_SYSCON_CLK_FE_160M_EN_S)
#define MODEM_SYSCON_CLK_FE_160M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_160M_EN_S 14
/* MODEM_SYSCON_CLK_FE_APB_EN : R/W; bitpos: [15]; default: 0; */
#define MODEM_SYSCON_CLK_FE_APB_EN (BIT(15))
#define MODEM_SYSCON_CLK_FE_APB_EN_M (MODEM_SYSCON_CLK_FE_APB_EN_V << MODEM_SYSCON_CLK_FE_APB_EN_S)
#define MODEM_SYSCON_CLK_FE_APB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_APB_EN_S 15
/* MODEM_SYSCON_CLK_BT_APB_EN : R/W; bitpos: [16]; default: 0; */
#define MODEM_SYSCON_CLK_BT_APB_EN (BIT(16))
#define MODEM_SYSCON_CLK_BT_APB_EN_M (MODEM_SYSCON_CLK_BT_APB_EN_V << MODEM_SYSCON_CLK_BT_APB_EN_S)
#define MODEM_SYSCON_CLK_BT_APB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_BT_APB_EN_S 16
/* MODEM_SYSCON_CLK_BTBB_EN : R/W; bitpos: [17]; default: 0; */
#define MODEM_SYSCON_CLK_BTBB_EN (BIT(17))
#define MODEM_SYSCON_CLK_BTBB_EN_M (MODEM_SYSCON_CLK_BTBB_EN_V << MODEM_SYSCON_CLK_BTBB_EN_S)
#define MODEM_SYSCON_CLK_BTBB_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_BTBB_EN_S 17
/* MODEM_SYSCON_CLK_BTMAC_EN : R/W; bitpos: [18]; default: 0; */
#define MODEM_SYSCON_CLK_BTMAC_EN (BIT(18))
#define MODEM_SYSCON_CLK_BTMAC_EN_M (MODEM_SYSCON_CLK_BTMAC_EN_V << MODEM_SYSCON_CLK_BTMAC_EN_S)
#define MODEM_SYSCON_CLK_BTMAC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_BTMAC_EN_S 18
/* MODEM_SYSCON_CLK_FE_PWDET_ADC_EN : R/W; bitpos: [19]; default: 0; */
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_EN (BIT(19))
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_EN_M (MODEM_SYSCON_CLK_FE_PWDET_ADC_EN_V << MODEM_SYSCON_CLK_FE_PWDET_ADC_EN_S)
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_PWDET_ADC_EN_S 19
/* MODEM_SYSCON_CLK_FE_ADC_EN : R/W; bitpos: [20]; default: 0; */
#define MODEM_SYSCON_CLK_FE_ADC_EN (BIT(20))
#define MODEM_SYSCON_CLK_FE_ADC_EN_M (MODEM_SYSCON_CLK_FE_ADC_EN_V << MODEM_SYSCON_CLK_FE_ADC_EN_S)
#define MODEM_SYSCON_CLK_FE_ADC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_ADC_EN_S 20
/* MODEM_SYSCON_CLK_FE_DAC_EN : R/W; bitpos: [21]; default: 0; */
#define MODEM_SYSCON_CLK_FE_DAC_EN (BIT(21))
#define MODEM_SYSCON_CLK_FE_DAC_EN_M (MODEM_SYSCON_CLK_FE_DAC_EN_V << MODEM_SYSCON_CLK_FE_DAC_EN_S)
#define MODEM_SYSCON_CLK_FE_DAC_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_DAC_EN_S 21
/* MODEM_SYSCON_CLK_FE_SDM_EN : R/W; bitpos: [22]; default: 0; */
#define MODEM_SYSCON_CLK_FE_SDM_EN (BIT(22))
#define MODEM_SYSCON_CLK_FE_SDM_EN_M (MODEM_SYSCON_CLK_FE_SDM_EN_V << MODEM_SYSCON_CLK_FE_SDM_EN_S)
#define MODEM_SYSCON_CLK_FE_SDM_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_SDM_EN_S 22
/* MODEM_SYSCON_CLK_FE_TXLOGAIN_EN : R/W; bitpos: [23]; default: 0; */
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_EN (BIT(23))
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_EN_M (MODEM_SYSCON_CLK_FE_TXLOGAIN_EN_V << MODEM_SYSCON_CLK_FE_TXLOGAIN_EN_S)
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_EN_S 23
/* MODEM_SYSCON_CLK_FE_32M_EN : R/W; bitpos: [24]; default: 0; */
#define MODEM_SYSCON_CLK_FE_32M_EN (BIT(24))
#define MODEM_SYSCON_CLK_FE_32M_EN_M (MODEM_SYSCON_CLK_FE_32M_EN_V << MODEM_SYSCON_CLK_FE_32M_EN_S)
#define MODEM_SYSCON_CLK_FE_32M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_32M_EN_S 24
/* MODEM_SYSCON_CLK_FE_16M_EN : R/W; bitpos: [25]; default: 0; */
#define MODEM_SYSCON_CLK_FE_16M_EN (BIT(25))
#define MODEM_SYSCON_CLK_FE_16M_EN_M (MODEM_SYSCON_CLK_FE_16M_EN_V << MODEM_SYSCON_CLK_FE_16M_EN_S)
#define MODEM_SYSCON_CLK_FE_16M_EN_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_16M_EN_S 25
/* MODEM_SYSCON_WIFI_BB_CFG_REG register */
#define MODEM_SYSCON_WIFI_BB_CFG_REG (DR_REG_MODEM_SYSCON_BASE + 0x18)
/* MODEM_SYSCON_WIFI_BB_CFG : R/W; bitpos: [31:0]; default: 0; */
#define MODEM_SYSCON_WIFI_BB_CFG 0xFFFFFFFFU
#define MODEM_SYSCON_WIFI_BB_CFG_M (MODEM_SYSCON_WIFI_BB_CFG_V << MODEM_SYSCON_WIFI_BB_CFG_S)
#define MODEM_SYSCON_WIFI_BB_CFG_V 0xFFFFFFFFU
#define MODEM_SYSCON_WIFI_BB_CFG_S 0
/* MODEM_SYSCON_FE_CFG_REG register */
#define MODEM_SYSCON_FE_CFG_REG (DR_REG_MODEM_SYSCON_BASE + 0x1c)
/* MODEM_SYSCON_FE_CFG : R/W; bitpos: [31:0]; default: 0; */
#define MODEM_SYSCON_FE_CFG 0xFFFFFFFFU
#define MODEM_SYSCON_FE_CFG_M (MODEM_SYSCON_FE_CFG_V << MODEM_SYSCON_FE_CFG_S)
#define MODEM_SYSCON_FE_CFG_V 0xFFFFFFFFU
#define MODEM_SYSCON_FE_CFG_S 0
/* MODEM_SYSCON_MEM_RF1_CONF_REG register */
#define MODEM_SYSCON_MEM_RF1_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x20)
/* MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL : R/W; bitpos: [31:0]; default: 10320; */
#define MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL 0xFFFFFFFFU
#define MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL_M (MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL_V << MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL_S)
#define MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL_V 0xFFFFFFFFU
#define MODEM_SYSCON_MODEM_RF1_MEM_AUX_CTRL_S 0
/* MODEM_SYSCON_MEM_RF2_CONF_REG register */
#define MODEM_SYSCON_MEM_RF2_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x24)
/* MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL : R/W; bitpos: [31:0]; default: 0; */
#define MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL 0xFFFFFFFFU
#define MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL_M (MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL_V << MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL_S)
#define MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL_V 0xFFFFFFFFU
#define MODEM_SYSCON_MODEM_RF2_MEM_AUX_CTRL_S 0
/* MODEM_SYSCON_BTMAC_CLK_CFG_REG register */
#define MODEM_SYSCON_BTMAC_CLK_CFG_REG (DR_REG_MODEM_SYSCON_BASE + 0x28)
/* MODEM_SYSCON_CLK_BTMAC_LOW_RATE : R/W; bitpos: [0]; default: 0; */
#define MODEM_SYSCON_CLK_BTMAC_LOW_RATE (BIT(0))
#define MODEM_SYSCON_CLK_BTMAC_LOW_RATE_M (MODEM_SYSCON_CLK_BTMAC_LOW_RATE_V << MODEM_SYSCON_CLK_BTMAC_LOW_RATE_S)
#define MODEM_SYSCON_CLK_BTMAC_LOW_RATE_V 0x00000001U
#define MODEM_SYSCON_CLK_BTMAC_LOW_RATE_S 0
/* MODEM_SYSCON_CLK_CONF_FORCE_ON_2_REG register */
#define MODEM_SYSCON_CLK_CONF_FORCE_ON_2_REG (DR_REG_MODEM_SYSCON_BASE + 0x2c)
/* MODEM_SYSCON_CLK_WIFI_APB_FO : R/W; bitpos: [0]; default: 0; */
#define MODEM_SYSCON_CLK_WIFI_APB_FO (BIT(0))
#define MODEM_SYSCON_CLK_WIFI_APB_FO_M (MODEM_SYSCON_CLK_WIFI_APB_FO_V << MODEM_SYSCON_CLK_WIFI_APB_FO_S)
#define MODEM_SYSCON_CLK_WIFI_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFI_APB_FO_S 0
/* MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO : R/W; bitpos: [1]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO (BIT(1))
#define MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO_M (MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO_V << MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_160M_X1_FO_S 1
/* MODEM_SYSCON_CLK_WIFIBB_22M_FO : R/W; bitpos: [2]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_22M_FO (BIT(2))
#define MODEM_SYSCON_CLK_WIFIBB_22M_FO_M (MODEM_SYSCON_CLK_WIFIBB_22M_FO_V << MODEM_SYSCON_CLK_WIFIBB_22M_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_22M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_22M_FO_S 2
/* MODEM_SYSCON_CLK_WIFIBB_40M_FO : R/W; bitpos: [3]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40M_FO (BIT(3))
#define MODEM_SYSCON_CLK_WIFIBB_40M_FO_M (MODEM_SYSCON_CLK_WIFIBB_40M_FO_V << MODEM_SYSCON_CLK_WIFIBB_40M_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_40M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40M_FO_S 3
/* MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO : R/W; bitpos: [4]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO (BIT(4))
#define MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO_M (MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO_V << MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40M_X1_FO_S 4
/* MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO : R/W; bitpos: [5]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO (BIT(5))
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO_M (MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO_V << MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_INT_FO_S 5
/* MODEM_SYSCON_CLK_WIFIBB_44M_FO : R/W; bitpos: [6]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_44M_FO (BIT(6))
#define MODEM_SYSCON_CLK_WIFIBB_44M_FO_M (MODEM_SYSCON_CLK_WIFIBB_44M_FO_V << MODEM_SYSCON_CLK_WIFIBB_44M_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_44M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_44M_FO_S 6
/* MODEM_SYSCON_CLK_WIFIBB_80M_FO : R/W; bitpos: [7]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80M_FO (BIT(7))
#define MODEM_SYSCON_CLK_WIFIBB_80M_FO_M (MODEM_SYSCON_CLK_WIFIBB_80M_FO_V << MODEM_SYSCON_CLK_WIFIBB_80M_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_80M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80M_FO_S 7
/* MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO : R/W; bitpos: [8]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO (BIT(8))
#define MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO_M (MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO_V << MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80M_X1_FO_S 8
/* MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO : R/W; bitpos: [9]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO (BIT(9))
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO_M (MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO_V << MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_INT_FO_S 9
/* MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO : R/W; bitpos: [10]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO (BIT(10))
#define MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO_M (MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO_V << MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_APB_44M_FO_S 10
/* MODEM_SYSCON_CLK_WIFIMAC_AHB_FO : R/W; bitpos: [11]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIMAC_AHB_FO (BIT(11))
#define MODEM_SYSCON_CLK_WIFIMAC_AHB_FO_M (MODEM_SYSCON_CLK_WIFIMAC_AHB_FO_V << MODEM_SYSCON_CLK_WIFIMAC_AHB_FO_S)
#define MODEM_SYSCON_CLK_WIFIMAC_AHB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIMAC_AHB_FO_S 11
/* MODEM_SYSCON_CLK_WIFIMAC_FO : R/W; bitpos: [12]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIMAC_FO (BIT(12))
#define MODEM_SYSCON_CLK_WIFIMAC_FO_M (MODEM_SYSCON_CLK_WIFIMAC_FO_V << MODEM_SYSCON_CLK_WIFIMAC_FO_S)
#define MODEM_SYSCON_CLK_WIFIMAC_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIMAC_FO_S 12
/* MODEM_SYSCON_CLK_ZBMAC_AHB_FO : R/W; bitpos: [13]; default: 0; */
#define MODEM_SYSCON_CLK_ZBMAC_AHB_FO (BIT(13))
#define MODEM_SYSCON_CLK_ZBMAC_AHB_FO_M (MODEM_SYSCON_CLK_ZBMAC_AHB_FO_V << MODEM_SYSCON_CLK_ZBMAC_AHB_FO_S)
#define MODEM_SYSCON_CLK_ZBMAC_AHB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_ZBMAC_AHB_FO_S 13
/* MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO : R/W; bitpos: [14]; default: 0; */
#define MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO (BIT(14))
#define MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO_M (MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO_V << MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO_S)
#define MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_ZBMAC_APB_16M_FO_S 14
/* MODEM_SYSCON_CLK_ZBMAC_APB_FO : R/W; bitpos: [15]; default: 0; */
#define MODEM_SYSCON_CLK_ZBMAC_APB_FO (BIT(15))
#define MODEM_SYSCON_CLK_ZBMAC_APB_FO_M (MODEM_SYSCON_CLK_ZBMAC_APB_FO_V << MODEM_SYSCON_CLK_ZBMAC_APB_FO_S)
#define MODEM_SYSCON_CLK_ZBMAC_APB_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_ZBMAC_APB_FO_S 15
/* MODEM_SYSCON_CLK_ZBMAC_FO : R/W; bitpos: [16]; default: 0; */
#define MODEM_SYSCON_CLK_ZBMAC_FO (BIT(16))
#define MODEM_SYSCON_CLK_ZBMAC_FO_M (MODEM_SYSCON_CLK_ZBMAC_FO_V << MODEM_SYSCON_CLK_ZBMAC_FO_S)
#define MODEM_SYSCON_CLK_ZBMAC_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_ZBMAC_FO_S 16
/* MODEM_SYSCON_CLK_WIFIBB_80M_X_FO : R/W; bitpos: [17]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_FO (BIT(17))
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_FO_M (MODEM_SYSCON_CLK_WIFIBB_80M_X_FO_V << MODEM_SYSCON_CLK_WIFIBB_80M_X_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_80M_X_FO_S 17
/* MODEM_SYSCON_CLK_WIFIBB_40M_X_FO : R/W; bitpos: [18]; default: 0; */
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_FO (BIT(18))
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_FO_M (MODEM_SYSCON_CLK_WIFIBB_40M_X_FO_V << MODEM_SYSCON_CLK_WIFIBB_40M_X_FO_S)
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_WIFIBB_40M_X_FO_S 18
/* MODEM_SYSCON_CLK_FE_ADC_FO : R/W; bitpos: [19]; default: 0; */
#define MODEM_SYSCON_CLK_FE_ADC_FO (BIT(19))
#define MODEM_SYSCON_CLK_FE_ADC_FO_M (MODEM_SYSCON_CLK_FE_ADC_FO_V << MODEM_SYSCON_CLK_FE_ADC_FO_S)
#define MODEM_SYSCON_CLK_FE_ADC_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_ADC_FO_S 19
/* MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO : R/W; bitpos: [20]; default: 0; */
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO (BIT(20))
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO_M (MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO_V << MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO_S)
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_TXLOGAIN_INF_FO_S 20
/* MODEM_SYSCON_CLK_FE_SDM_INF_FO : R/W; bitpos: [21]; default: 0; */
#define MODEM_SYSCON_CLK_FE_SDM_INF_FO (BIT(21))
#define MODEM_SYSCON_CLK_FE_SDM_INF_FO_M (MODEM_SYSCON_CLK_FE_SDM_INF_FO_V << MODEM_SYSCON_CLK_FE_SDM_INF_FO_S)
#define MODEM_SYSCON_CLK_FE_SDM_INF_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_SDM_INF_FO_S 21
/* MODEM_SYSCON_CLK_FE_SDM_FO : R/W; bitpos: [22]; default: 0; */
#define MODEM_SYSCON_CLK_FE_SDM_FO (BIT(22))
#define MODEM_SYSCON_CLK_FE_SDM_FO_M (MODEM_SYSCON_CLK_FE_SDM_FO_V << MODEM_SYSCON_CLK_FE_SDM_FO_S)
#define MODEM_SYSCON_CLK_FE_SDM_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_SDM_FO_S 22
/* MODEM_SYSCON_CLK_FE_SDM_DIV4_FO : R/W; bitpos: [23]; default: 0; */
#define MODEM_SYSCON_CLK_FE_SDM_DIV4_FO (BIT(23))
#define MODEM_SYSCON_CLK_FE_SDM_DIV4_FO_M (MODEM_SYSCON_CLK_FE_SDM_DIV4_FO_V << MODEM_SYSCON_CLK_FE_SDM_DIV4_FO_S)
#define MODEM_SYSCON_CLK_FE_SDM_DIV4_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_SDM_DIV4_FO_S 23
/* MODEM_SYSCON_CLK_FE_SDM_DIV2_FO : R/W; bitpos: [24]; default: 0; */
#define MODEM_SYSCON_CLK_FE_SDM_DIV2_FO (BIT(24))
#define MODEM_SYSCON_CLK_FE_SDM_DIV2_FO_M (MODEM_SYSCON_CLK_FE_SDM_DIV2_FO_V << MODEM_SYSCON_CLK_FE_SDM_DIV2_FO_S)
#define MODEM_SYSCON_CLK_FE_SDM_DIV2_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_SDM_DIV2_FO_S 24
/* MODEM_SYSCON_CLK_FE_16M_FO : R/W; bitpos: [25]; default: 0; */
#define MODEM_SYSCON_CLK_FE_16M_FO (BIT(25))
#define MODEM_SYSCON_CLK_FE_16M_FO_M (MODEM_SYSCON_CLK_FE_16M_FO_V << MODEM_SYSCON_CLK_FE_16M_FO_S)
#define MODEM_SYSCON_CLK_FE_16M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_16M_FO_S 25
/* MODEM_SYSCON_CLK_FE_32M_FO : R/W; bitpos: [26]; default: 0; */
#define MODEM_SYSCON_CLK_FE_32M_FO (BIT(26))
#define MODEM_SYSCON_CLK_FE_32M_FO_M (MODEM_SYSCON_CLK_FE_32M_FO_V << MODEM_SYSCON_CLK_FE_32M_FO_S)
#define MODEM_SYSCON_CLK_FE_32M_FO_V 0x00000001U
#define MODEM_SYSCON_CLK_FE_32M_FO_S 26
/* MODEM_SYSCON_APB_TIMEOUT_CONF_REG register */
#define MODEM_SYSCON_APB_TIMEOUT_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x30)
/* MODEM_SYSCON_APB_TIMEOUT_THRES : R/W; bitpos: [15:0]; default: 65535; */
#define MODEM_SYSCON_APB_TIMEOUT_THRES 0x0000FFFFU
#define MODEM_SYSCON_APB_TIMEOUT_THRES_M (MODEM_SYSCON_APB_TIMEOUT_THRES_V << MODEM_SYSCON_APB_TIMEOUT_THRES_S)
#define MODEM_SYSCON_APB_TIMEOUT_THRES_V 0x0000FFFFU
#define MODEM_SYSCON_APB_TIMEOUT_THRES_S 0
/* MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN : R/W; bitpos: [16]; default: 1; */
#define MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN (BIT(16))
#define MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN_M (MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN_V << MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN_S)
#define MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN_V 0x00000001U
#define MODEM_SYSCON_APB_TIMEOUT_PROTECT_EN_S 16
/* MODEM_SYSCON_APB_TIMEOUT_INT_CLR : WO; bitpos: [17]; default: 0; */
#define MODEM_SYSCON_APB_TIMEOUT_INT_CLR (BIT(17))
#define MODEM_SYSCON_APB_TIMEOUT_INT_CLR_M (MODEM_SYSCON_APB_TIMEOUT_INT_CLR_V << MODEM_SYSCON_APB_TIMEOUT_INT_CLR_S)
#define MODEM_SYSCON_APB_TIMEOUT_INT_CLR_V 0x00000001U
#define MODEM_SYSCON_APB_TIMEOUT_INT_CLR_S 17
/* MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID : RO; bitpos: [21:18]; default: 0; */
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID 0x0000000FU
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID_M (MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID_V << MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID_S)
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID_V 0x0000000FU
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PID_S 18
/* MODEM_SYSCON_MODEM_APB_TIMEOUT_INT : RO; bitpos: [22]; default: 0; */
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_INT (BIT(22))
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_INT_M (MODEM_SYSCON_MODEM_APB_TIMEOUT_INT_V << MODEM_SYSCON_MODEM_APB_TIMEOUT_INT_S)
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_INT_V 0x00000001U
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_INT_S 22
/* MODEM_SYSCON_APB_TIMEOUT_EXCEPTION_ADDR_REG register */
#define MODEM_SYSCON_APB_TIMEOUT_EXCEPTION_ADDR_REG (DR_REG_MODEM_SYSCON_BASE + 0x34)
/* MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR : RO; bitpos: [31:0]; default: 0; */
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR 0xFFFFFFFFU
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR_M (MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR_V << MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR_S)
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR_V 0xFFFFFFFFU
#define MODEM_SYSCON_MODEM_APB_TIMEOUT_EXCEPTION_PADDR_S 0
/* MODEM_SYSCON_DATE_REG register */
#define MODEM_SYSCON_DATE_REG (DR_REG_MODEM_SYSCON_BASE + 0x38)
/* MODEM_SYSCON_DATE : R/W; bitpos: [27:0]; default: 37823024; */
#define MODEM_SYSCON_DATE 0x0FFFFFFFU
#define MODEM_SYSCON_DATE_M (MODEM_SYSCON_DATE_V << MODEM_SYSCON_DATE_S)
#define MODEM_SYSCON_DATE_V 0x0FFFFFFFU
#define MODEM_SYSCON_DATE_S 0
#ifdef __cplusplus
}
#endif
Reference in New Issue View Git Blame Copy Permalink