mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-22 09:06:27 +00:00
92 lines
4.1 KiB
Plaintext
92 lines
4.1 KiB
Plaintext
[mapping:esp_hw_support]
|
|
archive: libesp_hw_support.a
|
|
entries:
|
|
cpu: esp_cpu_stall (noflash)
|
|
cpu: esp_cpu_unstall (noflash)
|
|
cpu: esp_cpu_reset (noflash)
|
|
cpu: esp_cpu_wait_for_intr (noflash)
|
|
if ESP_PANIC_HANDLER_IRAM = y:
|
|
cpu: esp_cpu_set_breakpoint (noflash)
|
|
cpu: esp_cpu_clear_breakpoint (noflash)
|
|
cpu: esp_cpu_set_watchpoint (noflash)
|
|
cpu: esp_cpu_clear_watchpoint (noflash)
|
|
cpu: esp_cpu_compare_and_set (noflash)
|
|
esp_memory_utils (noflash)
|
|
clk_utils (noflash)
|
|
if PM_SLP_IRAM_OPT = y:
|
|
rtc_clk (noflash)
|
|
rtc_time (noflash_text)
|
|
esp_clk_tree: esp_clk_tree_enable_src (noflash)
|
|
esp_clk_tree: esp_clk_tree_enable_power (noflash)
|
|
esp_clk_tree: esp_clk_tree_is_power_on (noflash)
|
|
if IDF_TARGET_ESP32 = y:
|
|
rtc_clk:rtc_clk_cpu_freq_to_pll_mhz (noflash)
|
|
rtc_clk:rtc_clk_cpu_freq_to_xtal (noflash)
|
|
if SOC_CONFIGURABLE_VDDSDIO_SUPPORTED = y:
|
|
rtc_init:rtc_vddsdio_get_config (noflash)
|
|
rtc_init:rtc_vddsdio_set_config (noflash)
|
|
if IDF_TARGET_ESP32 = y || IDF_TARGET_ESP32S2 = y || IDF_TARGET_ESP32S3 = y || IDF_TARGET_ESP32C2 = y || IDF_TARGET_ESP32C3 = y:
|
|
rtc_sleep:rtc_sleep_start (noflash)
|
|
if PM_SLP_IRAM_OPT = y:
|
|
rtc_sleep:rtc_sleep_get_default_config (noflash)
|
|
rtc_sleep:rtc_sleep_init (noflash)
|
|
rtc_sleep:rtc_sleep_low_init (noflash)
|
|
if IDF_TARGET_ESP32 = y || IDF_TARGET_ESP32S2 = y:
|
|
rtc_sleep:rtc_sleep_pd (noflash)
|
|
if IDF_TARGET_ESP32S3 = y || IDF_TARGET_ESP32C2 = y || IDF_TARGET_ESP32C3 = y:
|
|
rtc_sleep:rtc_sleep_pu (noflash)
|
|
if SOC_PMU_SUPPORTED = y && SOC_LIGHT_SLEEP_SUPPORTED = y:
|
|
pmu_sleep (noflash)
|
|
if SPIRAM_FLASH_LOAD_TO_PSRAM = y:
|
|
pmu_init (noflash)
|
|
pmu_param (noflash)
|
|
elif PM_SLP_IRAM_OPT = y && IDF_TARGET_ESP32P4 != y:
|
|
pmu_param:get_act_hp_dbias (noflash)
|
|
pmu_param:get_act_lp_dbias (noflash)
|
|
if SOC_PMU_PVT_SUPPORTED = y:
|
|
pmu_pvt (noflash)
|
|
if PM_SLP_IRAM_OPT = y && SOC_USB_SERIAL_JTAG_SUPPORTED = y:
|
|
sleep_console (noflash)
|
|
if PM_SLP_IRAM_OPT = y && SOC_USB_OTG_SUPPORTED && SOC_PM_SUPPORT_CNNT_PD = y:
|
|
sleep_usb (noflash)
|
|
if IDF_TARGET_ESP32 = y || IDF_TARGET_ESP32S2 = y:
|
|
rtc_wdt (noflash_text)
|
|
if ESP_PERIPH_CTRL_FUNC_IN_IRAM = y:
|
|
periph_ctrl:periph_module_reset (noflash)
|
|
periph_ctrl:periph_rcc_enter (noflash)
|
|
periph_ctrl:periph_rcc_exit (noflash)
|
|
periph_ctrl:periph_rcc_acquire_enter (noflash)
|
|
periph_ctrl:periph_rcc_acquire_exit (noflash)
|
|
periph_ctrl:periph_rcc_release_enter (noflash)
|
|
periph_ctrl:periph_rcc_release_exit (noflash)
|
|
if ESP_PERIPH_CTRL_FUNC_IN_IRAM = y && ESP_WIFI_ENABLED = y:
|
|
periph_ctrl: wifi_module_enable (noflash)
|
|
periph_ctrl: wifi_module_disable (noflash)
|
|
if ESP_REGI2C_CTRL_FUNC_IN_IRAM = y:
|
|
regi2c_ctrl:regi2c_ctrl_read_reg (noflash)
|
|
regi2c_ctrl:regi2c_ctrl_read_reg_mask (noflash)
|
|
regi2c_ctrl:regi2c_ctrl_write_reg (noflash)
|
|
regi2c_ctrl:regi2c_ctrl_write_reg_mask (noflash)
|
|
regi2c_ctrl:regi2c_enter_critical (noflash)
|
|
regi2c_ctrl:regi2c_exit_critical (noflash)
|
|
if SOC_SYSTIMER_SUPPORTED = y:
|
|
systimer (noflash)
|
|
if SOC_ADC_SHARED_POWER = y:
|
|
if ADC_ONESHOT_CTRL_FUNC_IN_IRAM = y:
|
|
sar_periph_ctrl (noflash)
|
|
elif PM_SLP_IRAM_OPT = y:
|
|
sar_periph_ctrl: sar_periph_ctrl_power_enable (noflash)
|
|
if ESP_VBAT_ISR_CACHE_SAFE = y:
|
|
sleep_modes: esp_sleep_disable_wakeup_source (noflash)
|
|
sleep_modes: esp_sleep_enable_vbat_under_volt_wakeup (noflash)
|
|
sleep_modes: esp_sleep_sub_mode_config (noflash)
|
|
sleep_modes: esp_sleep_sub_mode_force_disable (noflash)
|
|
|
|
[mapping:soc_pm]
|
|
archive: libsoc.a
|
|
entries:
|
|
if PM_POWER_DOWN_PERIPHERAL_IN_LIGHT_SLEEP && ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND:
|
|
gpio_periph: GPIO_HOLD_MASK (noflash)
|
|
if PM_SLP_IRAM_OPT = y && SOC_TEMP_SENSOR_SUPPORTED = y:
|
|
temperature_sensor_periph:temperature_sensor_attributes (noflash)
|