This commit is contained in:
2025-07-05 00:08:57 -04:00
parent 7689300b18
commit 1b5ba31b57
22 changed files with 675 additions and 1897 deletions

Binary file not shown.

View File

@@ -1 +1,23 @@
# ninja log v6
83 16664 1751688530285384068 build.ninja f1d63c1e0c96bbb3
86 115 1751688530572368109 project_elf_src_esp32c3.c 357cf589d1bf7e70
86 115 1751688530572368109 /home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build/project_elf_src_esp32c3.c 357cf589d1bf7e70
83 143 1751688530596184727 esp-idf/esp_system/ld/memory.ld 3c24fc9f9298b6c4
83 143 1751688530596184727 /home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build/esp-idf/esp_system/ld/memory.ld 3c24fc9f9298b6c4
84 181 1751688530631364828 esp-idf/esp_system/ld/sections.ld.in dc54558bdec32b04
84 181 1751688530631364828 /home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build/esp-idf/esp_system/ld/sections.ld.in dc54558bdec32b04
190 875 1751688530651363716 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_txrx.c.obj 30874701cd92f028
85 1168 1751688530708943915 partition_table/partition-table.bin 56fd6c1a2bd3911
85 1168 1751688530708943915 /home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build/partition_table/partition-table.bin 56fd6c1a2bd3911
182 1582 1751688530643364161 esp-idf/esp_https_ota/CMakeFiles/__idf_esp_https_ota.dir/src/esp_https_ota.c.obj 7453141dd625c335
876 1605 1751688531337325797 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_uri.c.obj ff286d9f8cbae6e4
186 1704 1751688530647363938 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_main.c.obj ee359db414dbb238
1605 1726 1751688532066285797 esp-idf/esp_https_ota/libesp_https_ota.a dd523debdb867984
1168 1761 1751688531629309758 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_ws.c.obj 862acc1fe8255c5c
188 2249 1751688530649363827 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_sess.c.obj b6c749d17ceb1854
1726 2493 1751688532187279232 esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/lib/http_auth.c.obj 4b6420902d76f987
187 2581 1751688530648363883 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_parse.c.obj 2dc084a7700701b
1582 2658 1751688532043287045 esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/util/ctrl_sock.c.obj 45800466ffddfd0f
2659 2833 1751688533120228687 esp-idf/esp_http_server/libesp_http_server.a b80ee4265009cc07
1761 3014 1751688532222277333 esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/lib/http_header.c.obj aa528a9bdeb19ce1
2251 3359 1751688532715250583 esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/lib/http_utils.c.obj 9bb3aafdbc343b11

File diff suppressed because one or more lines are too long

View File

@@ -907,7 +907,7 @@
},
{
"directory": "/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build",
"command": "/home/abobkov/.espressif/tools/riscv32-esp-elf/esp-14.2.0_20241119/riscv32-esp-elf/bin/riscv32-esp-elf-gcc -DESP_PLATFORM -DIDF_VER=\\\"v5.4.1-dirty\\\" -DSOC_MMU_PAGE_SIZE=CONFIG_MMU_PAGE_SIZE -DSOC_XTAL_FREQ_MHZ=CONFIG_XTAL_FREQ -D_GLIBCXX_HAVE_POSIX_SEMAPHORE -D_GLIBCXX_USE_POSIX_SEMAPHORE -D_GNU_SOURCE -D_POSIX_READER_WRITER_LOCKS -D PROJECT_NAME=\\\"ESP32-IDF_ESPNOW-Receiver\\\" -DPROJECT_VER=\\\"ESP32-Node_Switch-v2.7-7182-g7d\\\" -I/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build/config -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_app_format/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/newlib/platform_include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/config/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/config/include/freertos -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/config/riscv/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/FreeRTOS-Kernel/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/esp_additions/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/include/soc -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/include/soc/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/dma/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/ldo/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/debug_probe/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/port/esp32c3/. -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/port/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/heap/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/heap/tlsf -I/home/abobkov/esp/v5.4.1/esp-idf/components/log/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/esp32c3/register -I/home/abobkov/esp/v5.4.1/esp-idf/components/hal/platform_port/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/hal/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/hal/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/esp32c3/include/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_common/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/port/soc -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/port/include/riscv -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/port/include/private -I/home/abobkov/esp/v5.4.1/esp-idf/components/riscv/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/include/apps -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/include/apps/sntp -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/lwip/src/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/freertos/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/esp32xx/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/esp32xx/include/arch -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/esp32xx/include/sys -march=rv32imc_zicsr_zifencei -fdiagnostics-color=always -ffunction-sections -fdata-sections -Wall -Werror=all -Wno-error=unused-function -Wno-error=unused-variable -Wno-error=unused-but-set-variable -Wno-error=deprecated-declarations -Wextra -Wno-error=extra -Wno-unused-parameter -Wno-sign-compare -Wno-enum-conversion -gdwarf-4 -ggdb -nostartfiles -Og -fno-shrink-wrap -fmacro-prefix-map=/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver=. -fmacro-prefix-map=/home/abobkov/esp/v5.4.1/esp-idf=/IDF -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -std=gnu17 -Wno-old-style-declaration -o esp-idf/esp_app_format/CMakeFiles/__idf_esp_app_format.dir/esp_app_desc.c.obj -c /home/abobkov/esp/v5.4.1/esp-idf/components/esp_app_format/esp_app_desc.c",
"command": "/home/abobkov/.espressif/tools/riscv32-esp-elf/esp-14.2.0_20241119/riscv32-esp-elf/bin/riscv32-esp-elf-gcc -DESP_PLATFORM -DIDF_VER=\\\"v5.4.1-dirty\\\" -DSOC_MMU_PAGE_SIZE=CONFIG_MMU_PAGE_SIZE -DSOC_XTAL_FREQ_MHZ=CONFIG_XTAL_FREQ -D_GLIBCXX_HAVE_POSIX_SEMAPHORE -D_GLIBCXX_USE_POSIX_SEMAPHORE -D_GNU_SOURCE -D_POSIX_READER_WRITER_LOCKS -D PROJECT_NAME=\\\"ESP32-IDF_ESPNOW-Receiver\\\" -DPROJECT_VER=\\\"ESP32-Node_Switch-v2.7-7184-gfb\\\" -I/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build/config -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_app_format/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/newlib/platform_include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/config/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/config/include/freertos -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/config/riscv/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/FreeRTOS-Kernel/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos -I/home/abobkov/esp/v5.4.1/esp-idf/components/freertos/esp_additions/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/include/soc -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/include/soc/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/dma/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/ldo/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/debug_probe/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/port/esp32c3/. -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_hw_support/port/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/heap/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/heap/tlsf -I/home/abobkov/esp/v5.4.1/esp-idf/components/log/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/soc/esp32c3/register -I/home/abobkov/esp/v5.4.1/esp-idf/components/hal/platform_port/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/hal/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/hal/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/esp32c3/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/esp32c3/include/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_rom/esp32c3 -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_common/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/port/soc -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/port/include/riscv -I/home/abobkov/esp/v5.4.1/esp-idf/components/esp_system/port/include/private -I/home/abobkov/esp/v5.4.1/esp-idf/components/riscv/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/include/apps -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/include/apps/sntp -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/lwip/src/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/freertos/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/esp32xx/include -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/esp32xx/include/arch -I/home/abobkov/esp/v5.4.1/esp-idf/components/lwip/port/esp32xx/include/sys -march=rv32imc_zicsr_zifencei -fdiagnostics-color=always -ffunction-sections -fdata-sections -Wall -Werror=all -Wno-error=unused-function -Wno-error=unused-variable -Wno-error=unused-but-set-variable -Wno-error=deprecated-declarations -Wextra -Wno-error=extra -Wno-unused-parameter -Wno-sign-compare -Wno-enum-conversion -gdwarf-4 -ggdb -nostartfiles -Og -fno-shrink-wrap -fmacro-prefix-map=/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver=. -fmacro-prefix-map=/home/abobkov/esp/v5.4.1/esp-idf=/IDF -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -std=gnu17 -Wno-old-style-declaration -o esp-idf/esp_app_format/CMakeFiles/__idf_esp_app_format.dir/esp_app_desc.c.obj -c /home/abobkov/esp/v5.4.1/esp-idf/components/esp_app_format/esp_app_desc.c",
"file": "/home/abobkov/esp/v5.4.1/esp-idf/components/esp_app_format/esp_app_desc.c",
"output": "esp-idf/esp_app_format/CMakeFiles/__idf_esp_app_format.dir/esp_app_desc.c.obj"
},

View File

@@ -0,0 +1,94 @@
/*
* SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
/**
* ESP32-C3 Linker Script Memory Layout
* This file describes the memory layout (memory blocks) by virtual memory addresses.
* This linker script is passed through the C preprocessor to include configuration options.
* Please use preprocessor features sparingly!
* Restrict to simple macros with numeric values, and/or #if/#endif blocks.
*/
/*
* Automatically generated file. DO NOT EDIT.
* Espressif IoT Development Framework (ESP-IDF) 5.4.1 Configuration Header
*/
/* List of deprecated options */
/*
* SPDX-FileCopyrightText: 2021-2024 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
/* CPU instruction prefetch padding size for flash mmap scenario */
/*
* PMP region granularity size
* Software may determine the PMP granularity by writing zero to pmp0cfg, then writing all ones
* to pmpaddr0, then reading back pmpaddr0. If G is the index of the least-significant bit set,
* the PMP granularity is 2^G+2 bytes.
*/
/* CPU instruction prefetch padding size for memory protection scenario */
/* Memory alignment size for PMS */
/* rtc timer data (s_rtc_timer_retain_mem, see esp_clk.c files). For rtc_timer_data_in_rtc_mem section. */
/**
* physical memory is mapped twice to the vritual address (IRAM and DRAM).
* `I_D_SRAM_OFFSET` is the offset between the two locations of the same physical memory
*/
MEMORY
{
/**
* All these values assume the flash cache is on, and have the blocks this uses subtracted from the length
* of the various regions. The 'data access port' dram/drom regions map to the same iram/irom regions but
* are connected to the data port of the CPU and eg allow byte-wise access.
*/
/* IRAM for PRO CPU. */
iram0_0_seg (RX) : org = (0x4037C000 + 0x4000), len = 0x403CE710 - (0x4037C000 - 0x3FC7C000) - (0x3FC7C000 + 0x4000)
/* Flash mapped instruction data */
iram0_2_seg (RX) : org = 0x42000020, len = 0x800000-0x20
/**
* (0x20 offset above is a convenience for the app binary image generation.
* Flash cache has 64KB pages. The .bin file which is flashed to the chip
* has a 0x18 byte file header, and each segment has a 0x08 byte segment
* header. Setting this offset makes it simple to meet the flash cache MMU's
* constraint that (paddr % 64KB == vaddr % 64KB).)
*/
/**
* Shared data RAM, excluding memory reserved for ROM bss/data/stack.
* Enabling Bluetooth & Trace Memory features in menuconfig will decrease the amount of RAM available.
*/
dram0_0_seg (RW) : org = (0x3FC7C000 + 0x4000), len = 0x403CE710 - (0x4037C000 - 0x3FC7C000) - (0x3FC7C000 + 0x4000)
/* Flash mapped constant data */
drom0_0_seg (R) : org = 0x3C000020, len = 0x800000-0x20
/* (See iram0_2_seg for meaning of 0x20 offset in the above.) */
/**
* RTC fast memory (executable). Persists over deep sleep.
*/
rtc_iram_seg(RWX) : org = 0x50000000, len = 0x2000 - (0 + (24))
/* We reduced the size of rtc_iram_seg by RESERVE_RTC_MEM value.
It reserves the amount of RTC fast memory that we use for this memory segment.
This segment is intended for keeping:
- (lower addr) rtc timer data (s_rtc_timer_retain_mem, see esp_clk.c files).
- (higher addr) bootloader rtc data (s_bootloader_retain_mem, when a Kconfig option is on).
The aim of this is to keep data that will not be moved around and have a fixed address.
*/
rtc_reserved_seg(RW) : org = 0x50000000 + 0x2000 - (0 + (24)), len = (0 + (24))
}
/* Heap ends at top of dram0_0_seg */
_heap_end = 0x40000000;
_data_seg_org = ORIGIN(rtc_data_seg);
/**
* The lines below define location alias for .rtc.data section
* As C3 only has RTC fast memory, this is not configurable like on other targets
*/
REGION_ALIAS("rtc_data_seg", rtc_iram_seg );
REGION_ALIAS("rtc_slow_seg", rtc_iram_seg );
REGION_ALIAS("rtc_data_location", rtc_iram_seg );
REGION_ALIAS("default_code_seg", iram0_2_seg);
REGION_ALIAS("default_rodata_seg", drom0_0_seg);
/**
* If rodata default segment is placed in `drom0_0_seg`, then flash's first rodata section must
* also be first in the segment.
*/
ASSERT(_flash_rodata_dummy_start == ORIGIN(default_rodata_seg),
".flash_rodata_dummy section must be placed at the beginning of the rodata segment.")

View File

@@ -0,0 +1,468 @@
/*
* SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
/*
* SPDX-FileCopyrightText: 2021-2024 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
/*
* Automatically generated file. DO NOT EDIT.
* Espressif IoT Development Framework (ESP-IDF) 5.4.1 Configuration Header
*/
/* List of deprecated options */
/* CPU instruction prefetch padding size for flash mmap scenario */
/*
* PMP region granularity size
* Software may determine the PMP granularity by writing zero to pmp0cfg, then writing all ones
* to pmpaddr0, then reading back pmpaddr0. If G is the index of the least-significant bit set,
* the PMP granularity is 2^G+2 bytes.
*/
/* CPU instruction prefetch padding size for memory protection scenario */
/* Memory alignment size for PMS */
/* rtc timer data (s_rtc_timer_retain_mem, see esp_clk.c files). For rtc_timer_data_in_rtc_mem section. */
/* Default entry point */
ENTRY(call_start_cpu0);
SECTIONS
{
/**
* RTC fast memory holds RTC wake stub code,
* including from any source file named rtc_wake_stub*.c
*/
.rtc.text :
{
. = ALIGN(4);
_rtc_fast_start = ABSOLUTE(.);
mapping[rtc_text]
*rtc_wake_stub*.*(.text .text.*)
*(.rtc_text_end_test)
/* Padding for possible CPU prefetch + alignment for PMS split lines */
. += 16;
. = ALIGN(512);
_rtc_text_end = ABSOLUTE(.);
} > rtc_iram_seg
/**
* This section located in RTC FAST Memory area.
* It holds data marked with RTC_FAST_ATTR attribute.
* See the file "esp_attr.h" for more information.
*/
.rtc.force_fast :
{
. = ALIGN(4);
_rtc_force_fast_start = ABSOLUTE(.);
mapping[rtc_force_fast]
*(.rtc.force_fast .rtc.force_fast.*)
. = ALIGN(4);
_rtc_force_fast_end = ABSOLUTE(.);
} > rtc_data_seg
/**
* RTC data section holds RTC wake stub
* data/rodata, including from any source file
* named rtc_wake_stub*.c and the data marked with
* RTC_DATA_ATTR, RTC_RODATA_ATTR attributes.
*/
.rtc.data :
{
_rtc_data_start = ABSOLUTE(.);
mapping[rtc_data]
*rtc_wake_stub*.*(.data .rodata .data.* .rodata.* .srodata.*)
_rtc_data_end = ABSOLUTE(.);
} > rtc_data_location
/* RTC bss, from any source file named rtc_wake_stub*.c */
.rtc.bss (NOLOAD) :
{
_rtc_bss_start = ABSOLUTE(.);
*rtc_wake_stub*.*(.bss .bss.* .sbss .sbss.*)
*rtc_wake_stub*.*(COMMON)
mapping[rtc_bss]
_rtc_bss_end = ABSOLUTE(.);
} > rtc_data_location
/**
* This section holds data that should not be initialized at power up
* and will be retained during deep sleep.
* User data marked with RTC_NOINIT_ATTR will be placed
* into this section. See the file "esp_attr.h" for more information.
*/
.rtc_noinit (NOLOAD):
{
. = ALIGN(4);
_rtc_noinit_start = ABSOLUTE(.);
*(.rtc_noinit .rtc_noinit.*)
. = ALIGN(4);
_rtc_noinit_end = ABSOLUTE(.);
} > rtc_data_location
/**
* This section located in RTC SLOW Memory area.
* It holds data marked with RTC_SLOW_ATTR attribute.
* See the file "esp_attr.h" for more information.
*/
.rtc.force_slow :
{
. = ALIGN(4);
_rtc_force_slow_start = ABSOLUTE(.);
*(.rtc.force_slow .rtc.force_slow.*)
. = ALIGN(4);
_rtc_force_slow_end = ABSOLUTE(.);
} > rtc_slow_seg
/**
* This section holds RTC data that should have fixed addresses.
* The data are not initialized at power-up and are retained during deep
* sleep.
*/
.rtc_reserved (NOLOAD):
{
. = ALIGN(4);
_rtc_reserved_start = ABSOLUTE(.);
/**
* New data can only be added here to ensure existing data are not moved.
* Because data have adhered to the end of the segment and code is relied
* on it.
* >> put new data here <<
*/
*(.rtc_timer_data_in_rtc_mem .rtc_timer_data_in_rtc_mem.*)
KEEP(*(.bootloader_data_rtc_mem .bootloader_data_rtc_mem.*))
_rtc_reserved_end = ABSOLUTE(.);
} > rtc_reserved_seg
_rtc_reserved_length = _rtc_reserved_end - _rtc_reserved_start;
ASSERT((_rtc_reserved_length <= LENGTH(rtc_reserved_seg)),
"RTC reserved segment data does not fit.")
/* Get size of rtc slow data based on rtc_data_location alias */
_rtc_slow_length = (ORIGIN(rtc_slow_seg) == ORIGIN(rtc_data_location))
? (_rtc_force_slow_end - _rtc_data_start)
: (_rtc_force_slow_end - _rtc_force_slow_start);
_rtc_fast_length = (ORIGIN(rtc_slow_seg) == ORIGIN(rtc_data_location))
? (_rtc_force_fast_end - _rtc_fast_start)
: (_rtc_noinit_end - _rtc_fast_start);
ASSERT((_rtc_slow_length <= LENGTH(rtc_slow_seg)),
"RTC_SLOW segment data does not fit.")
ASSERT((_rtc_fast_length <= LENGTH(rtc_data_seg)),
"RTC_FAST segment data does not fit.")
.iram0.text :
{
_iram_start = ABSOLUTE(.);
/* Vectors go to start of IRAM */
ASSERT(ABSOLUTE(.) % 0x100 == 0, "vector address must be 256 byte aligned");
KEEP(*(.exception_vectors_table.text));
KEEP(*(.exception_vectors.text));
. = ALIGN(4);
_invalid_pc_placeholder = ABSOLUTE(.);
/* Code marked as running out of IRAM */
_iram_text_start = ABSOLUTE(.);
mapping[iram0_text]
} > iram0_0_seg
/**
* This section is required to skip .iram0.text area because iram0_0_seg and
* dram0_0_seg reflect the same address space on different buses.
*/
.dram0.dummy (NOLOAD):
{
. = ORIGIN(dram0_0_seg) + _iram_end - _iram_start;
} > dram0_0_seg
.dram0.data :
{
_data_start = ABSOLUTE(.);
*(.gnu.linkonce.d.*)
*(.data1)
__global_pointer$ = . + 0x800;
*(.sdata)
*(.sdata.*)
*(.gnu.linkonce.s.*)
*(.gnu.linkonce.s2.*)
*(.jcr)
mapping[dram0_data]
_data_end = ABSOLUTE(.);
} > dram0_0_seg
/**
* This section holds data that should not be initialized at power up.
* The section located in Internal SRAM memory region. The macro _NOINIT
* can be used as attribute to place data into this section.
* See the "esp_attr.h" file for more information.
*/
.noinit (NOLOAD):
{
. = ALIGN(4);
_noinit_start = ABSOLUTE(.);
*(.noinit .noinit.*)
. = ALIGN(4);
_noinit_end = ABSOLUTE(.);
} > dram0_0_seg
/* Shared RAM */
.dram0.bss (NOLOAD) :
{
. = ALIGN(8);
_bss_start = ABSOLUTE(.);
/**
* ldgen places all bss-related data to mapping[dram0_bss]
* (See components/esp_system/app.lf).
*/
mapping[dram0_bss]
. = ALIGN(8);
_bss_end = ABSOLUTE(.);
} > dram0_0_seg
ASSERT(((_bss_end - ORIGIN(dram0_0_seg)) <= LENGTH(dram0_0_seg)),
"DRAM segment data does not fit.")
.flash.text :
{
_stext = .;
/**
* Mark the start of flash.text.
* This can be used by the MMU driver to maintain the virtual address.
*/
_instruction_reserved_start = ABSOLUTE(.);
_text_start = ABSOLUTE(.);
mapping[flash_text]
*(.stub)
*(.gnu.linkonce.t.*)
*(.gnu.warning)
*(.irom0.text) /* catch stray ICACHE_RODATA_ATTR */
/**
* CPU will try to prefetch up to 16 bytes of of instructions.
* This means that any configuration (e.g. MMU, PMS) must allow
* safe access to up to 16 bytes after the last real instruction, add
* dummy bytes to ensure this
*/
. += 16;
_text_end = ABSOLUTE(.);
/**
* Mark the flash.text end.
* This can be used for MMU driver to maintain virtual address.
*/
_instruction_reserved_end = ABSOLUTE(.);
_etext = .;
/**
* Similar to _iram_start, this symbol goes here so it is
* resolved by addr2line in preference to the first symbol in
* the flash.text segment.
*/
_flash_cache_start = ABSOLUTE(0);
} > default_code_seg
/**
* Dummy section represents the .flash.text section but in default_rodata_seg.
* Thus, it must have its alignment and (at least) its size.
*/
.flash_rodata_dummy (NOLOAD):
{
_flash_rodata_dummy_start = .;
. = ALIGN(ALIGNOF(.flash.text)) + SIZEOF(.flash.text);
/* Add alignment of MMU page size + 0x20 bytes for the mapping header. */
. = ALIGN(0x10000) + 0x20;
} > default_rodata_seg
.flash.appdesc : ALIGN(0x10)
{
/**
* Mark flash.rodata start.
* This can be used for mmu driver to maintain virtual address
*/
_rodata_reserved_start = ABSOLUTE(.);
_rodata_start = ABSOLUTE(.);
/* !DO NOT PUT ANYTHING BEFORE THIS! */
/* Should be the first. App version info. */
*(.rodata_desc .rodata_desc.*)
/* Should be the second. Custom app version info. */
*(.rodata_custom_desc .rodata_custom_desc.*)
/**
* Create an empty gap within this section. Thanks to this, the end of this
* section will match .flash.rodata's begin address. Thus, both sections
* will be merged when creating the final bin image.
*/
. = ALIGN(ALIGNOF(.flash.rodata));
} > default_rodata_seg
ASSERT((ADDR(.flash.rodata) == ADDR(.flash.appdesc) + SIZEOF(.flash.appdesc)), "The gap between .flash.appdesc and .flash.rodata must not exist to produce the final bin image.")
.flash.rodata : ALIGN(0x10)
{
_flash_rodata_start = ABSOLUTE(.);
mapping[flash_rodata]
*(.irom1.text) /* catch stray ICACHE_RODATA_ATTR */
*(.gnu.linkonce.r.*)
*(.rodata1)
*(.gcc_except_table .gcc_except_table.*)
*(.gnu.linkonce.e.*)
/**
* C++ constructor tables.
*
* Excluding crtbegin.o/crtend.o since IDF doesn't use the toolchain crt.
*
* RISC-V gcc is configured with --enable-initfini-array so it emits
* .init_array section instead. But the init_priority sections will be
* sorted for iteration in ascending order during startup.
* The rest of the init_array sections is sorted for iteration in descending
* order during startup, however. Hence a different section is generated for
* the init_priority functions which is iterated in ascending order during
* startup. The corresponding code can be found in startup.c.
*/
. = ALIGN(4);
__init_priority_array_start = ABSOLUTE(.);
KEEP (*(EXCLUDE_FILE (*crtend.* *crtbegin.*) .init_array.*))
__init_priority_array_end = ABSOLUTE(.);
. = ALIGN(4);
__init_array_start = ABSOLUTE(.);
KEEP (*(EXCLUDE_FILE (*crtend.* *crtbegin.*) .init_array))
__init_array_end = ABSOLUTE(.);
/* Addresses of memory regions reserved via SOC_RESERVE_MEMORY_REGION() */
. = ALIGN(4);
soc_reserved_memory_region_start = ABSOLUTE(.);
KEEP (*(.reserved_memory_address))
soc_reserved_memory_region_end = ABSOLUTE(.);
/* System init functions registered via ESP_SYSTEM_INIT_FN */
. = ALIGN(4);
_esp_system_init_fn_array_start = ABSOLUTE(.);
KEEP (*(SORT_BY_INIT_PRIORITY(.esp_system_init_fn.*)))
_esp_system_init_fn_array_end = ABSOLUTE(.);
_rodata_end = ABSOLUTE(.);
. = ALIGN(ALIGNOF(.eh_frame_hdr));
} > default_rodata_seg
ASSERT((ADDR(.eh_frame_hdr) == ADDR(.flash.rodata) + SIZEOF(.flash.rodata)), "The gap between .flash.rodata and .eh_frame_hdr must not exist to produce the final bin image.")
.eh_frame_hdr :
{
. = ALIGN(ALIGNOF(.eh_frame));
} > default_rodata_seg
ASSERT((ADDR(.eh_frame) == ADDR(.eh_frame_hdr) + SIZEOF(.eh_frame_hdr)), "The gap between .eh_frame_hdr and .eh_frame must not exist to produce the final bin image.")
.eh_frame :
{
. = ALIGN(ALIGNOF(.flash.tdata));
} > default_rodata_seg
ASSERT((ADDR(.flash.tdata) == ADDR(.eh_frame) + SIZEOF(.eh_frame)), "The gap between .eh_frame and .flash.tdata must not exist to produce the final bin image.")
.flash.tdata :
{
_thread_local_data_start = ABSOLUTE(.);
*(.tdata .tdata.* .gnu.linkonce.td.*)
. = ALIGN(ALIGNOF(.flash.tbss));
_thread_local_data_end = ABSOLUTE(.);
} > default_rodata_seg
ASSERT((ADDR(.flash.tbss) == ADDR(.flash.tdata) + SIZEOF(.flash.tdata)), "The gap between .flash.tdata and .flash.tbss must not exist to produce the final bin image.")
.flash.tbss (NOLOAD) :
{
_thread_local_bss_start = ABSOLUTE(.);
*(.tbss .tbss.* .gnu.linkonce.tb.*)
*(.tcommon .tcommon.*)
_thread_local_bss_end = ABSOLUTE(.);
} > default_rodata_seg
/**
* This section contains all the rodata that is not used
* at runtime, helping to avoid an increase in binary size.
*/
.flash.rodata_noload (NOLOAD) :
{
/**
* This symbol marks the end of flash.rodata. It can be utilized by the MMU
* driver to maintain the virtual address.
* NOLOAD rodata may not be included in this section.
*/
_rodata_reserved_end = ADDR(.flash.tbss);
mapping[rodata_noload]
} > default_rodata_seg
/* Marks the end of IRAM code segment */
.iram0.text_end (NOLOAD) :
{
/* Padding for possible CPU prefetch + alignment for PMS split lines */
. += 16;
. = ALIGN(512);
/* iram_end_test section exists for use by memprot unit tests only */
*(.iram_end_test)
_iram_text_end = ABSOLUTE(.);
} > iram0_0_seg
.iram0.data :
{
. = ALIGN(16);
_iram_data_start = ABSOLUTE(.);
mapping[iram0_data]
_iram_data_end = ABSOLUTE(.);
} > iram0_0_seg
.iram0.bss (NOLOAD) :
{
. = ALIGN(16);
_iram_bss_start = ABSOLUTE(.);
mapping[iram0_bss]
_iram_bss_end = ABSOLUTE(.);
. = ALIGN(16);
_iram_end = ABSOLUTE(.);
} > iram0_0_seg
/* Marks the end of data, bss and possibly rodata */
.dram0.heap_start (NOLOAD) :
{
. = ALIGN(16);
_heap_start = ABSOLUTE(.);
} > dram0_0_seg
/* DWARF 1 */
.debug 0 : { *(.debug) }
.line 0 : { *(.line) }
/* GNU DWARF 1 extensions */
.debug_srcinfo 0 : { *(.debug_srcinfo) }
.debug_sfnames 0 : { *(.debug_sfnames) }
/* DWARF 1.1 and DWARF 2 */
.debug_aranges 0 : { *(.debug_aranges) }
.debug_pubnames 0 : { *(.debug_pubnames) }
/* DWARF 2 */
.debug_info 0 : { *(.debug_info .gnu.linkonce.wi.*) }
.debug_abbrev 0 : { *(.debug_abbrev) }
.debug_line 0 : { *(.debug_line) }
.debug_frame 0 : { *(.debug_frame) }
.debug_str 0 : { *(.debug_str) }
.debug_loc 0 : { *(.debug_loc) }
.debug_macinfo 0 : { *(.debug_macinfo) }
.debug_pubtypes 0 : { *(.debug_pubtypes) }
/* DWARF 3 */
.debug_ranges 0 : { *(.debug_ranges) }
/* SGI/MIPS DWARF 2 extensions */
.debug_weaknames 0 : { *(.debug_weaknames) }
.debug_funcnames 0 : { *(.debug_funcnames) }
.debug_typenames 0 : { *(.debug_typenames) }
.debug_varnames 0 : { *(.debug_varnames) }
/* GNU DWARF 2 extensions */
.debug_gnu_pubnames 0 : { *(.debug_gnu_pubnames) }
.debug_gnu_pubtypes 0 : { *(.debug_gnu_pubtypes) }
/* DWARF 4 */
.debug_types 0 : { *(.debug_types) }
/* DWARF 5 */
.debug_addr 0 : { *(.debug_addr) }
.debug_line_str 0 : { *(.debug_line_str) }
.debug_loclists 0 : { *(.debug_loclists) }
.debug_macro 0 : { *(.debug_macro) }
.debug_names 0 : { *(.debug_names) }
.debug_rnglists 0 : { *(.debug_rnglists) }
.debug_str_offsets 0 : { *(.debug_str_offsets) }
.comment 0 : { *(.comment) }
.note.GNU-stack 0: { *(.note.GNU-stack) }
.riscv.attributes 0: { *(.riscv.attributes) }
/DISCARD/ :
{
/**
* Discarding .rela.* sections results in the following mapping:
* .rela.text.* -> .text.*
* .rela.data.* -> .data.*
* And so forth...
*/
*(.rela.*)
*(.got .got.plt) /* TODO: GCC-382 */
*(.eh_frame_hdr)
*(.eh_frame)
}
}
ASSERT(((_iram_end - ORIGIN(iram0_0_seg)) <= LENGTH(iram0_0_seg)),
"IRAM0 segment data does not fit.")
ASSERT(((_heap_start - ORIGIN(dram0_0_seg)) <= LENGTH(dram0_0_seg)),
"DRAM segment data does not fit.")

View File

@@ -1,7 +1,7 @@
{
"version": "1.2",
"project_name": "ESP32-IDF_ESPNOW-Receiver",
"project_version": "ESP32-Node_Switch-v2.7-7182-g7d9972d3c-dirty",
"project_version": "ESP32-Node_Switch-v2.7-7184-gfb681d6c5-dirty",
"project_path": "/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver",
"idf_path": "/home/abobkov/esp/v5.4.1/esp-idf",
"build_dir": "/home/abobkov/MyProjects/ESP-Nodes/ESP32-IDF_ESPNOW-Receiver/build",