ESP IDF Robot

ESP-IDF_Robot/build/.ninja_log

@@ -0,0 +1,47 @@
+# ninja log v6
+60	11604	1734880249612871502	build.ninja	1810ecd0a7b8a7ce
+76	138	1734880249974876767	project_elf_src_esp32c3.c	8202b243b3102233
+76	138	1734880249974876767	/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build/project_elf_src_esp32c3.c	8202b243b3102233
+73	164	1734880249993877044	esp-idf/esp_system/ld/sections.ld.in	570a77cfdb791267
+73	164	1734880249993877044	/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build/esp-idf/esp_system/ld/sections.ld.in	570a77cfdb791267
+72	172	1734880250007877247	esp-idf/esp_system/ld/memory.ld	f4fbe60a26db8447
+72	172	1734880250007877247	/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build/esp-idf/esp_system/ld/memory.ld	f4fbe60a26db8447
+74	795	1734880250061878032	partition_table/partition-table.bin	59dd723bdaa1d79b
+74	795	1734880250061878032	/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build/partition_table/partition-table.bin	59dd723bdaa1d79b
+181	914	1734880250024877494	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_parse.c.obj	10525ac571cac629
+915	1212	1734880250762888218	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_ws.c.obj	f07dc5da20c482e5
+183	1427	1734880250026877523	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_sess.c.obj	821971588a6c58ad
+1212	1613	1734880251055892475	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/util/ctrl_sock.c.obj	1eccb2bfdf51ead8
+796	1772	1734880250639886431	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_uri.c.obj	2c11ee7ef2b83126
+189	1776	1734880250032877610	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_txrx.c.obj	1f9cd85729ec1405
+173	1792	1734880250017877393	esp-idf/esp_https_ota/CMakeFiles/__idf_esp_https_ota.dir/src/esp_https_ota.c.obj	644e334ee6a81631
+1793	1954	1734880251636900909	esp-idf/esp_https_ota/libesp_https_ota.a	3f358d070e6f0049
+177	1977	1734880250020877436	esp-idf/esp_http_server/CMakeFiles/__idf_esp_http_server.dir/src/httpd_main.c.obj	33e9a8aecf5de1d2
+1977	2147	1734880251820903580	esp-idf/esp_http_server/libesp_http_server.a	5c85405aa3e4ea3d
+1776	2700	1734880251619900662	esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/lib/http_utils.c.obj	1b16bbc4da740a43
+1615	2739	1734880251459898340	esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/lib/http_auth.c.obj	c713330e889c1a79
+1772	2851	1734880251615900604	esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/lib/http_header.c.obj	aee91b889f5e2bc7
+2147	3090	1734880251990906048	esp-idf/tcp_transport/CMakeFiles/__idf_tcp_transport.dir/transport_ssl.c.obj	bbb1cd5409847007
+1954	3232	1734880251797903246	esp-idf/tcp_transport/CMakeFiles/__idf_tcp_transport.dir/transport.c.obj	5bdb8d048fa2cd6a
+3235	4112	1734880253079921841	esp-idf/esp_gdbstub/CMakeFiles/__idf_esp_gdbstub.dir/src/gdbstub_transport.c.obj	596c694a4b86bb91
+2739	4133	1734880252582914634	esp-idf/tcp_transport/CMakeFiles/__idf_tcp_transport.dir/transport_socks_proxy.c.obj	b982c167f87d3ed6
+2700	4215	1734880252544914083	esp-idf/tcp_transport/CMakeFiles/__idf_tcp_transport.dir/transport_internal.c.obj	380546fd6028c5ce
+4217	4491	1734880254061936069	esp-idf/esp_gdbstub/CMakeFiles/__idf_esp_gdbstub.dir/src/port/riscv/rv_decode.c.obj	b2600f960231b061
+2852	4512	1734880252695916273	esp-idf/tcp_transport/CMakeFiles/__idf_tcp_transport.dir/transport_ws.c.obj	5fa13596ceaa601b
+1427	4841	1734880251270895596	esp-idf/esp_http_client/CMakeFiles/__idf_esp_http_client.dir/esp_http_client.c.obj	d8b61f88a2de8358
+4133	4955	1734880253976934838	esp-idf/esp_gdbstub/CMakeFiles/__idf_esp_gdbstub.dir/src/port/riscv/gdbstub_riscv.c.obj	ded8d004b7d84d4a
+4841	5033	1734880254684945087	esp-idf/esp_http_client/libesp_http_client.a	17eb0aed824648d6
+3091	5198	1734880252936919768	esp-idf/esp_gdbstub/CMakeFiles/__idf_esp_gdbstub.dir/src/gdbstub.c.obj	2029878865796725
+4114	5207	1734880253960934606	esp-idf/esp_gdbstub/CMakeFiles/__idf_esp_gdbstub.dir/src/packet.c.obj	244a68c4ed4d0ac8
+5033	5250	1734880254876947866	esp-idf/tcp_transport/libtcp_transport.a	356c22d60b248f1b
+4956	5341	1734880254799946752	esp-idf/esp_eth/CMakeFiles/__idf_esp_eth.dir/src/esp_eth_netif_glue.c.obj	ee6d5d87d3302674
+5251	5500	1734880255094951021	esp-idf/esp_gdbstub/libesp_gdbstub.a	daee5085a16a49b7
+5211	5588	1734880255054950442	esp-idf/esp_adc/CMakeFiles/__idf_esp_adc.dir/adc_cali_curve_fitting.c.obj	eb7c005481f1214a
+5342	5898	1734880255186952351	esp-idf/esp_adc/CMakeFiles/__idf_esp_adc.dir/deprecated/esp_adc_cal_common_legacy.c.obj	fafe812bea7dd27a
+5198	5971	1734880255045950312	esp-idf/esp_adc/CMakeFiles/__idf_esp_adc.dir/adc_cali.c.obj	635cb913fbc6bae1
+4491	6009	1734880254334940021	esp-idf/esp_eth/CMakeFiles/__idf_esp_eth.dir/src/esp_eth.c.obj	c7f42b2759a71
+4513	6145	1734880254356940339	esp-idf/esp_eth/CMakeFiles/__idf_esp_eth.dir/src/esp_eth_phy_802_3.c.obj	6cf402c3318b6432
+5500	6311	1734880255343954622	esp-idf/esp_adc/CMakeFiles/__idf_esp_adc.dir/adc_oneshot.c.obj	1cf89b174a6e911e
+6145	6374	1734880255989963964	esp-idf/esp_adc/CMakeFiles/__idf_esp_adc.dir/esp32c3/curve_fitting_coefficients.c.obj	d9e7dd83ad719c5d
+5588	6534	1734880255431955894	esp-idf/esp_adc/CMakeFiles/__idf_esp_adc.dir/adc_common.c.obj	e71288445aac7deb
+6374	6599	1734880256217967259	esp-idf/esp_eth/libesp_eth.a	95477496479c61a6

ESP-IDF_Robot/build/CMakeFiles/git-data/head-ref

@@ -1 +1 @@
-f70b94dc33d13394362b0474e0d5ee88d3fd8ee5
+cf157d1fce34915bd6ea4c71d80be0538f6e75a2

ESP-IDF_Robot/build/compile_commands.json

@@ -1195,7 +1195,7 @@
 },
 {
   "directory": "/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build",
-  "command": "/home/abobkov/.espressif/tools/riscv32-esp-elf/esp-13.2.0_20230928/riscv32-esp-elf/bin/riscv32-esp-elf-gcc -DESP_PLATFORM -DIDF_VER=\\\"v5.2.3\\\" -DSOC_MMU_PAGE_SIZE=CONFIG_MMU_PAGE_SIZE -DSOC_XTAL_FREQ_MHZ=CONFIG_XTAL_FREQ -D_GLIBCXX_HAVE_POSIX_SEMAPHORE -D_GLIBCXX_USE_POSIX_SEMAPHORE -D_GNU_SOURCE -D_POSIX_READER_WRITER_LOCKS -D PROJECT_NAME=\\\"ESP-IDF_Robot\\\" -DPROJECT_VER=\\\"ESP32-Node_Switch-v2.7-225-gf70\\\" -I/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build/config -I/home/abobkov/esp/esp-idf/components/esp_app_format/include -I/home/abobkov/esp/esp-idf/components/newlib/platform_include -I/home/abobkov/esp/esp-idf/components/freertos/config/include -I/home/abobkov/esp/esp-idf/components/freertos/config/include/freertos -I/home/abobkov/esp/esp-idf/components/freertos/config/riscv/include -I/home/abobkov/esp/esp-idf/components/freertos/FreeRTOS-Kernel/include -I/home/abobkov/esp/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include -I/home/abobkov/esp/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos -I/home/abobkov/esp/esp-idf/components/freertos/esp_additions/include -I/home/abobkov/esp/esp-idf/components/esp_hw_support/include -I/home/abobkov/esp/esp-idf/components/esp_hw_support/include/soc -I/home/abobkov/esp/esp-idf/components/esp_hw_support/include/soc/esp32c3 -I/home/abobkov/esp/esp-idf/components/heap/include -I/home/abobkov/esp/esp-idf/components/log/include -I/home/abobkov/esp/esp-idf/components/soc/include -I/home/abobkov/esp/esp-idf/components/soc/esp32c3 -I/home/abobkov/esp/esp-idf/components/soc/esp32c3/include -I/home/abobkov/esp/esp-idf/components/hal/platform_port/include -I/home/abobkov/esp/esp-idf/components/hal/esp32c3/include -I/home/abobkov/esp/esp-idf/components/hal/include -I/home/abobkov/esp/esp-idf/components/esp_rom/include -I/home/abobkov/esp/esp-idf/components/esp_rom/include/esp32c3 -I/home/abobkov/esp/esp-idf/components/esp_rom/esp32c3 -I/home/abobkov/esp/esp-idf/components/esp_common/include -I/home/abobkov/esp/esp-idf/components/esp_system/include -I/home/abobkov/esp/esp-idf/components/esp_system/port/soc -I/home/abobkov/esp/esp-idf/components/esp_system/port/include/riscv -I/home/abobkov/esp/esp-idf/components/esp_system/port/include/private -I/home/abobkov/esp/esp-idf/components/riscv/include -I/home/abobkov/esp/esp-idf/components/lwip/include -I/home/abobkov/esp/esp-idf/components/lwip/include/apps -I/home/abobkov/esp/esp-idf/components/lwip/include/apps/sntp -I/home/abobkov/esp/esp-idf/components/lwip/lwip/src/include -I/home/abobkov/esp/esp-idf/components/lwip/port/include -I/home/abobkov/esp/esp-idf/components/lwip/port/freertos/include -I/home/abobkov/esp/esp-idf/components/lwip/port/esp32xx/include -I/home/abobkov/esp/esp-idf/components/lwip/port/esp32xx/include/arch -I/home/abobkov/esp/esp-idf/components/lwip/port/esp32xx/include/sys -march=rv32imc_zicsr_zifencei  -fdiagnostics-color=always -ffunction-sections -fdata-sections -Wall -Werror=all -Wno-error=unused-function -Wno-error=unused-variable -Wno-error=unused-but-set-variable -Wno-error=deprecated-declarations -Wextra -Wno-unused-parameter -Wno-sign-compare -Wno-enum-conversion -gdwarf-4 -ggdb -nostartfiles -Og -fno-shrink-wrap -fmacro-prefix-map=/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot=. -fmacro-prefix-map=/home/abobkov/esp/esp-idf=/IDF -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -std=gnu17 -Wno-old-style-declaration -o esp-idf/esp_app_format/CMakeFiles/__idf_esp_app_format.dir/esp_app_desc.c.obj -c /home/abobkov/esp/esp-idf/components/esp_app_format/esp_app_desc.c",
+  "command": "/home/abobkov/.espressif/tools/riscv32-esp-elf/esp-13.2.0_20230928/riscv32-esp-elf/bin/riscv32-esp-elf-gcc -DESP_PLATFORM -DIDF_VER=\\\"v5.2.3\\\" -DSOC_MMU_PAGE_SIZE=CONFIG_MMU_PAGE_SIZE -DSOC_XTAL_FREQ_MHZ=CONFIG_XTAL_FREQ -D_GLIBCXX_HAVE_POSIX_SEMAPHORE -D_GLIBCXX_USE_POSIX_SEMAPHORE -D_GNU_SOURCE -D_POSIX_READER_WRITER_LOCKS -D PROJECT_NAME=\\\"ESP-IDF_Robot\\\" -DPROJECT_VER=\\\"ESP32-Node_Switch-v2.7-228-gcf1\\\" -I/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build/config -I/home/abobkov/esp/esp-idf/components/esp_app_format/include -I/home/abobkov/esp/esp-idf/components/newlib/platform_include -I/home/abobkov/esp/esp-idf/components/freertos/config/include -I/home/abobkov/esp/esp-idf/components/freertos/config/include/freertos -I/home/abobkov/esp/esp-idf/components/freertos/config/riscv/include -I/home/abobkov/esp/esp-idf/components/freertos/FreeRTOS-Kernel/include -I/home/abobkov/esp/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include -I/home/abobkov/esp/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos -I/home/abobkov/esp/esp-idf/components/freertos/esp_additions/include -I/home/abobkov/esp/esp-idf/components/esp_hw_support/include -I/home/abobkov/esp/esp-idf/components/esp_hw_support/include/soc -I/home/abobkov/esp/esp-idf/components/esp_hw_support/include/soc/esp32c3 -I/home/abobkov/esp/esp-idf/components/heap/include -I/home/abobkov/esp/esp-idf/components/log/include -I/home/abobkov/esp/esp-idf/components/soc/include -I/home/abobkov/esp/esp-idf/components/soc/esp32c3 -I/home/abobkov/esp/esp-idf/components/soc/esp32c3/include -I/home/abobkov/esp/esp-idf/components/hal/platform_port/include -I/home/abobkov/esp/esp-idf/components/hal/esp32c3/include -I/home/abobkov/esp/esp-idf/components/hal/include -I/home/abobkov/esp/esp-idf/components/esp_rom/include -I/home/abobkov/esp/esp-idf/components/esp_rom/include/esp32c3 -I/home/abobkov/esp/esp-idf/components/esp_rom/esp32c3 -I/home/abobkov/esp/esp-idf/components/esp_common/include -I/home/abobkov/esp/esp-idf/components/esp_system/include -I/home/abobkov/esp/esp-idf/components/esp_system/port/soc -I/home/abobkov/esp/esp-idf/components/esp_system/port/include/riscv -I/home/abobkov/esp/esp-idf/components/esp_system/port/include/private -I/home/abobkov/esp/esp-idf/components/riscv/include -I/home/abobkov/esp/esp-idf/components/lwip/include -I/home/abobkov/esp/esp-idf/components/lwip/include/apps -I/home/abobkov/esp/esp-idf/components/lwip/include/apps/sntp -I/home/abobkov/esp/esp-idf/components/lwip/lwip/src/include -I/home/abobkov/esp/esp-idf/components/lwip/port/include -I/home/abobkov/esp/esp-idf/components/lwip/port/freertos/include -I/home/abobkov/esp/esp-idf/components/lwip/port/esp32xx/include -I/home/abobkov/esp/esp-idf/components/lwip/port/esp32xx/include/arch -I/home/abobkov/esp/esp-idf/components/lwip/port/esp32xx/include/sys -march=rv32imc_zicsr_zifencei  -fdiagnostics-color=always -ffunction-sections -fdata-sections -Wall -Werror=all -Wno-error=unused-function -Wno-error=unused-variable -Wno-error=unused-but-set-variable -Wno-error=deprecated-declarations -Wextra -Wno-unused-parameter -Wno-sign-compare -Wno-enum-conversion -gdwarf-4 -ggdb -nostartfiles -Og -fno-shrink-wrap -fmacro-prefix-map=/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot=. -fmacro-prefix-map=/home/abobkov/esp/esp-idf=/IDF -fstrict-volatile-bitfields -fno-jump-tables -fno-tree-switch-conversion -std=gnu17 -Wno-old-style-declaration -o esp-idf/esp_app_format/CMakeFiles/__idf_esp_app_format.dir/esp_app_desc.c.obj -c /home/abobkov/esp/esp-idf/components/esp_app_format/esp_app_desc.c",
   "file": "/home/abobkov/esp/esp-idf/components/esp_app_format/esp_app_desc.c",
   "output": "esp-idf/esp_app_format/CMakeFiles/__idf_esp_app_format.dir/esp_app_desc.c.obj"
 },

ESP-IDF_Robot/build/config/sdkconfig.cmake

@@ -384,7 +384,7 @@ set(CONFIG_ENV_GPIO_IN_RANGE_MAX "19")
 set(CONFIG_ENV_GPIO_OUT_RANGE_MAX "19")
 set(CONFIG_BLINK_LED_GPIO "y")
 set(CONFIG_BLINK_LED_STRIP "")
-set(CONFIG_BLINK_GPIO "6")
+set(CONFIG_BLINK_GPIO "10")
 set(CONFIG_BLINK_PERIOD "100")
 set(CONFIG_BUTTON_GPIO "3")
 set(CONFIG_MOTOR_FRONT_LEFT_GPIO "0")

ESP-IDF_Robot/build/config/sdkconfig.h

@@ -335,7 +335,7 @@
 #define CONFIG_ENV_GPIO_IN_RANGE_MAX 19
 #define CONFIG_ENV_GPIO_OUT_RANGE_MAX 19
 #define CONFIG_BLINK_LED_GPIO 1
-#define CONFIG_BLINK_GPIO 6
+#define CONFIG_BLINK_GPIO 10
 #define CONFIG_BLINK_PERIOD 100
 #define CONFIG_BUTTON_GPIO 3
 #define CONFIG_MOTOR_FRONT_LEFT_GPIO 0

ESP-IDF_Robot/build/config/sdkconfig.json

@@ -24,7 +24,7 @@
     "APP_PROJECT_VER_FROM_CONFIG": false,
     "APP_REPRODUCIBLE_BUILD": false,
     "APP_RETRIEVE_LEN_ELF_SHA": 9,
-    "BLINK_GPIO": 6,
+    "BLINK_GPIO": 10,
     "BLINK_LED_GPIO": true,
     "BLINK_LED_STRIP": false,
     "BLINK_PERIOD": 100,

ESP-IDF_Robot/build/esp-idf/esp_system/ld/memory.ld

@@ -0,0 +1,92 @@
+/*
+ * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/**
+ *                    ESP32-C3 Linker Script Memory Layout
+ * This file describes the memory layout (memory blocks) by virtual memory addresses.
+ * This linker script is passed through the C preprocessor to include configuration options.
+ * Please use preprocessor features sparingly!
+ * Restrict to simple macros with numeric values, and/or #if/#endif blocks.
+ */
+/*
+ * Automatically generated file. DO NOT EDIT.
+ * Espressif IoT Development Framework (ESP-IDF) 5.2.3 Configuration Header
+ */
+       
+/* List of deprecated options */
+/*
+ * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* CPU instruction prefetch padding size for flash mmap scenario */
+_esp_flash_mmap_prefetch_pad_size = 16;
+/* CPU instruction prefetch padding size for memory protection scenario */
+_esp_memprot_prefetch_pad_size = 16;
+/* Memory alignment size for PMS */
+_esp_memprot_align_size = 512;
+_esp_mmu_block_size = (0x10000);
+    /* rtc timer data (s_rtc_timer_retain_mem, see esp_clk.c files). For rtc_timer_data_in_rtc_mem section. */
+/**
+ * physical memory is mapped twice to the vritual address (IRAM and DRAM).
+ * `I_D_SRAM_OFFSET` is the offset between the two locations of the same physical memory
+ */
+MEMORY
+{
+  /**
+   *  All these values assume the flash cache is on, and have the blocks this uses subtracted from the length
+   *  of the various regions. The 'data access port' dram/drom regions map to the same iram/irom regions but
+   *  are connected to the data port of the CPU and eg allow byte-wise access.
+   */
+  /* IRAM for PRO CPU. */
+  iram0_0_seg (RX) : org = (0x4037C000 + 0x4000), len = 0x403CE710 - (0x4037C000 - 0x3FC7C000) - (0x3FC7C000 + 0x4000)
+  /* Flash mapped instruction data */
+  iram0_2_seg (RX) : org = 0x42000020, len = 0x800000-0x20
+  /**
+   * (0x20 offset above is a convenience for the app binary image generation.
+   * Flash cache has 64KB pages. The .bin file which is flashed to the chip
+   * has a 0x18 byte file header, and each segment has a 0x08 byte segment
+   * header. Setting this offset makes it simple to meet the flash cache MMU's
+   * constraint that (paddr % 64KB == vaddr % 64KB).)
+   */
+  /**
+   * Shared data RAM, excluding memory reserved for ROM bss/data/stack.
+   * Enabling Bluetooth & Trace Memory features in menuconfig will decrease the amount of RAM available.
+   */
+  dram0_0_seg (RW) : org = (0x3FC7C000 + 0x4000), len = 0x403CE710 - (0x4037C000 - 0x3FC7C000) - (0x3FC7C000 + 0x4000)
+  /* Flash mapped constant data */
+  drom0_0_seg (R) : org = 0x3C000020, len = 0x800000-0x20
+  /* (See iram0_2_seg for meaning of 0x20 offset in the above.) */
+  /**
+   * RTC fast memory (executable). Persists over deep sleep.
+   */
+  rtc_iram_seg(RWX) : org = 0x50000000, len = 0x2000 - (0 + (24))
+  /* We reduced the size of rtc_iram_seg by RESERVE_RTC_MEM value.
+     It reserves the amount of RTC fast memory that we use for this memory segment.
+     This segment is intended for keeping:
+       - (lower addr) rtc timer data (s_rtc_timer_retain_mem, see esp_clk.c files).
+       - (higher addr) bootloader rtc data (s_bootloader_retain_mem, when a Kconfig option is on).
+     The aim of this is to keep data that will not be moved around and have a fixed address.
+  */
+  rtc_reserved_seg(RW) : org = 0x50000000 + 0x2000 - (0 + (24)), len = (0 + (24))
+}
+/* Heap ends at top of dram0_0_seg */
+_heap_end = 0x40000000;
+_data_seg_org = ORIGIN(rtc_data_seg);
+/**
+ *  The lines below define location alias for .rtc.data section
+ *  As C3 only has RTC fast memory, this is not configurable like on other targets
+ */
+REGION_ALIAS("rtc_data_seg", rtc_iram_seg );
+REGION_ALIAS("rtc_slow_seg", rtc_iram_seg );
+REGION_ALIAS("rtc_data_location", rtc_iram_seg );
+  REGION_ALIAS("default_code_seg", iram0_2_seg);
+  REGION_ALIAS("default_rodata_seg", drom0_0_seg);
+/**
+ *  If rodata default segment is placed in `drom0_0_seg`, then flash's first rodata section must
+ *  also be first in the segment.
+ */
+  ASSERT(_flash_rodata_dummy_start == ORIGIN(default_rodata_seg),
+         ".flash_rodata_dummy section must be placed at the beginning of the rodata segment.")

ESP-IDF_Robot/build/esp-idf/esp_system/ld/sections.ld.in

@@ -0,0 +1,415 @@
+/*
+ * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/*
+ * Automatically generated file. DO NOT EDIT.
+ * Espressif IoT Development Framework (ESP-IDF) 5.2.3 Configuration Header
+ */
+       
+/* List of deprecated options */
+/* Default entry point */
+ENTRY(call_start_cpu0);
+SECTIONS
+{
+  /**
+   * RTC fast memory holds RTC wake stub code,
+   * including from any source file named rtc_wake_stub*.c
+   */
+  .rtc.text :
+  {
+    . = ALIGN(4);
+    _rtc_fast_start = ABSOLUTE(.);
+    mapping[rtc_text]
+    *rtc_wake_stub*.*(.literal .text .literal.* .text.*)
+    *(.rtc_text_end_test)
+    /* 16B padding for possible CPU prefetch and 4B alignment for PMS split lines */
+    . += _esp_memprot_prefetch_pad_size;
+    . = ALIGN(4);
+    _rtc_text_end = ABSOLUTE(.);
+  } > rtc_iram_seg
+  /**
+   * This section located in RTC FAST Memory area.
+   * It holds data marked with RTC_FAST_ATTR attribute.
+   * See the file "esp_attr.h" for more information.
+   */
+  .rtc.force_fast :
+  {
+    . = ALIGN(4);
+    _rtc_force_fast_start = ABSOLUTE(.);
+    mapping[rtc_force_fast]
+    *(.rtc.force_fast .rtc.force_fast.*)
+    . = ALIGN(4) ;
+    _rtc_force_fast_end = ABSOLUTE(.);
+  } > rtc_data_seg
+  /**
+   * RTC data section holds RTC wake stub
+   * data/rodata, including from any source file
+   * named rtc_wake_stub*.c and the data marked with
+   * RTC_DATA_ATTR, RTC_RODATA_ATTR attributes.
+   */
+  .rtc.data :
+  {
+    _rtc_data_start = ABSOLUTE(.);
+    mapping[rtc_data]
+    *rtc_wake_stub*.*(.data .rodata .data.* .rodata.* .srodata.*)
+    _rtc_data_end = ABSOLUTE(.);
+  } > rtc_data_location
+  /* RTC bss, from any source file named rtc_wake_stub*.c */
+  .rtc.bss (NOLOAD) :
+  {
+    _rtc_bss_start = ABSOLUTE(.);
+    *rtc_wake_stub*.*(.bss .bss.* .sbss .sbss.*)
+    *rtc_wake_stub*.*(COMMON)
+    mapping[rtc_bss]
+    _rtc_bss_end = ABSOLUTE(.);
+  } > rtc_data_location
+  /**
+   * This section holds data that should not be initialized at power up
+   * and will be retained during deep sleep.
+   * User data marked with RTC_NOINIT_ATTR will be placed
+   * into this section. See the file "esp_attr.h" for more information.
+   */
+  .rtc_noinit (NOLOAD):
+  {
+    . = ALIGN(4);
+    _rtc_noinit_start = ABSOLUTE(.);
+    *(.rtc_noinit .rtc_noinit.*)
+    . = ALIGN(4) ;
+    _rtc_noinit_end = ABSOLUTE(.);
+  } > rtc_data_location
+  /**
+   * This section located in RTC SLOW Memory area.
+   * It holds data marked with RTC_SLOW_ATTR attribute.
+   * See the file "esp_attr.h" for more information.
+   */
+  .rtc.force_slow :
+  {
+    . = ALIGN(4);
+    _rtc_force_slow_start = ABSOLUTE(.);
+    *(.rtc.force_slow .rtc.force_slow.*)
+    . = ALIGN(4) ;
+    _rtc_force_slow_end = ABSOLUTE(.);
+  } > rtc_slow_seg
+  /**
+   * This section holds RTC data that should have fixed addresses.
+   * The data are not initialized at power-up and are retained during deep sleep.
+   */
+  .rtc_reserved (NOLOAD):
+  {
+    . = ALIGN(4);
+    _rtc_reserved_start = ABSOLUTE(.);
+    /* New data can only be added here to ensure existing data are not moved.
+       Because data have adhered to the end of the segment and code is relied on it.
+       >> put new data here << */
+    *(.rtc_timer_data_in_rtc_mem .rtc_timer_data_in_rtc_mem.*)
+    KEEP(*(.bootloader_data_rtc_mem .bootloader_data_rtc_mem.*))
+    _rtc_reserved_end = ABSOLUTE(.);
+  } > rtc_reserved_seg
+  _rtc_reserved_length = _rtc_reserved_end - _rtc_reserved_start;
+  ASSERT((_rtc_reserved_length <= LENGTH(rtc_reserved_seg)),
+          "RTC reserved segment data does not fit.")
+  /* Get size of rtc slow data based on rtc_data_location alias */
+  _rtc_slow_length = (ORIGIN(rtc_slow_seg) == ORIGIN(rtc_data_location))
+                        ? (_rtc_force_slow_end - _rtc_data_start)
+                        : (_rtc_force_slow_end - _rtc_force_slow_start);
+  _rtc_fast_length = (ORIGIN(rtc_slow_seg) == ORIGIN(rtc_data_location))
+                        ? (_rtc_force_fast_end - _rtc_fast_start)
+                        : (_rtc_noinit_end - _rtc_fast_start);
+  ASSERT((_rtc_slow_length <= LENGTH(rtc_slow_seg)),
+          "RTC_SLOW segment data does not fit.")
+  ASSERT((_rtc_fast_length <= LENGTH(rtc_data_seg)),
+          "RTC_FAST segment data does not fit.")
+  .iram0.text :
+  {
+    _iram_start = ABSOLUTE(.);
+    /* Vectors go to start of IRAM */
+    ASSERT(ABSOLUTE(.) % 0x100 == 0, "vector address must be 256 byte aligned");
+    KEEP(*(.exception_vectors_table.text));
+    KEEP(*(.exception_vectors.text));
+    . = ALIGN(4);
+    _invalid_pc_placeholder = ABSOLUTE(.);
+    /* Code marked as running out of IRAM */
+    _iram_text_start = ABSOLUTE(.);
+    mapping[iram0_text]
+  } > iram0_0_seg
+  /**
+   * This section is required to skip .iram0.text area because iram0_0_seg and
+   * dram0_0_seg reflect the same address space on different buses.
+   */
+  .dram0.dummy (NOLOAD):
+  {
+    . = ORIGIN(dram0_0_seg) + _iram_end - _iram_start;
+  } > dram0_0_seg
+  .dram0.data :
+  {
+    _data_start = ABSOLUTE(.);
+    *(.gnu.linkonce.d.*)
+    *(.data1)
+    __global_pointer$ = . + 0x800;
+    *(.sdata)
+    *(.sdata.*)
+    *(.gnu.linkonce.s.*)
+    *(.gnu.linkonce.s2.*)
+    *(.jcr)
+    mapping[dram0_data]
+    _data_end = ABSOLUTE(.);
+    . = ALIGN(4);
+  } > dram0_0_seg
+  /**
+   * This section holds data that should not be initialized at power up.
+   * The section located in Internal SRAM memory region. The macro _NOINIT
+   * can be used as attribute to place data into this section.
+   * See the "esp_attr.h" file for more information.
+   */
+  .noinit (NOLOAD):
+  {
+    . = ALIGN(4);
+    _noinit_start = ABSOLUTE(.);
+    *(.noinit .noinit.*)
+    . = ALIGN(4) ;
+    _noinit_end = ABSOLUTE(.);
+  } > dram0_0_seg
+  /* Shared RAM */
+  .dram0.bss (NOLOAD) :
+  {
+    . = ALIGN (8);
+    _bss_start = ABSOLUTE(.);
+    mapping[dram0_bss]
+    *(.dynsbss)
+    *(.sbss)
+    *(.sbss.*)
+    *(.gnu.linkonce.sb.*)
+    *(.scommon)
+    *(.sbss2)
+    *(.sbss2.*)
+    *(.gnu.linkonce.sb2.*)
+    *(.dynbss)
+    *(.share.mem)
+    *(.gnu.linkonce.b.*)
+    . = ALIGN (8);
+    _bss_end = ABSOLUTE(.);
+  } > dram0_0_seg
+  ASSERT(((_bss_end - ORIGIN(dram0_0_seg)) <= LENGTH(dram0_0_seg)), "DRAM segment data does not fit.")
+  .flash.text :
+  {
+    _stext = .;
+    _instruction_reserved_start = ABSOLUTE(.); /* This is a symbol marking the flash.text start, this can be used for mmu driver to maintain virtual address */
+    _text_start = ABSOLUTE(.);
+    mapping[flash_text]
+    *(.stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
+    *(.irom0.text) /* catch stray ICACHE_RODATA_ATTR */
+    *(.fini.literal)
+    *(.fini)
+    *(.gnu.version)
+    /** CPU will try to prefetch up to 16 bytes of
+      * of instructions. This means that any configuration (e.g. MMU, PMS) must allow
+      * safe access to up to 16 bytes after the last real instruction, add
+      * dummy bytes to ensure this
+      */
+    . += _esp_flash_mmap_prefetch_pad_size;
+    _text_end = ABSOLUTE(.);
+    _instruction_reserved_end = ABSOLUTE(.); /* This is a symbol marking the flash.text end, this can be used for mmu driver to maintain virtual address */
+    _etext = .;
+    /**
+     * Similar to _iram_start, this symbol goes here so it is
+     * resolved by addr2line in preference to the first symbol in
+     * the flash.text segment.
+     */
+    _flash_cache_start = ABSOLUTE(0);
+  } > default_code_seg
+  /**
+   * This dummy section represents the .flash.text section but in default_rodata_seg.
+   * Thus, it must have its alignment and (at least) its size.
+   */
+  .flash_rodata_dummy (NOLOAD):
+  {
+    _flash_rodata_dummy_start = .;
+    /* Start at the same alignment constraint than .flash.text */
+    . = ALIGN(ALIGNOF(.flash.text));
+    /* Create an empty gap as big as .flash.text section */
+    . = . + SIZEOF(.flash.text);
+    /* Prepare the alignment of the section above. Few bytes (0x20) must be
+     * added for the mapping header. */
+    . = ALIGN(_esp_mmu_block_size) + 0x20;
+  } > default_rodata_seg
+  .flash.appdesc : ALIGN(0x10)
+  {
+    _rodata_reserved_start = ABSOLUTE(.); /* This is a symbol marking the flash.rodata start, this can be used for mmu driver to maintain virtual address */
+    _rodata_start = ABSOLUTE(.);
+    *(.rodata_desc .rodata_desc.*) /* Should be the first.  App version info.        DO NOT PUT ANYTHING BEFORE IT! */
+    *(.rodata_custom_desc .rodata_custom_desc.*) /* Should be the second. Custom app version info. DO NOT PUT ANYTHING BEFORE IT! */
+    /* Create an empty gap within this section. Thanks to this, the end of this
+     * section will match .flash.rodata's begin address. Thus, both sections
+     * will be merged when creating the final bin image. */
+    . = ALIGN(ALIGNOF(.flash.rodata));
+  } >default_rodata_seg
+  .flash.rodata : ALIGN(0x10)
+  {
+    _flash_rodata_start = ABSOLUTE(.);
+    mapping[flash_rodata]
+    *(.irom1.text) /* catch stray ICACHE_RODATA_ATTR */
+    *(.gnu.linkonce.r.*)
+    *(.rodata1)
+    __XT_EXCEPTION_TABLE_ = ABSOLUTE(.);
+    *(.xt_except_table)
+    *(.gcc_except_table .gcc_except_table.*)
+    *(.gnu.linkonce.e.*)
+    *(.gnu.version_r)
+    . = (. + 7) & ~ 3;
+    /*
+     * C++ constructor and destructor tables
+     * Don't include anything from crtbegin.o or crtend.o, as IDF doesn't use toolchain crt.
+     *
+     * RISC-V gcc is configured with --enable-initfini-array so it emits an .init_array section instead.
+     * But the init_priority sections will be sorted for iteration in ascending order during startup.
+     * The rest of the init_array sections is sorted for iteration in descending order during startup, however.
+     * Hence a different section is generated for the init_priority functions which is iterated in
+     * ascending order during startup. The corresponding code can be found in startup.c.
+     */
+    __init_priority_array_start = ABSOLUTE(.);
+    KEEP (*(EXCLUDE_FILE (*crtend.* *crtbegin.*) .init_array.*))
+    __init_priority_array_end = ABSOLUTE(.);
+    __init_array_start = ABSOLUTE(.);
+    KEEP (*(EXCLUDE_FILE (*crtend.* *crtbegin.*) .init_array))
+    __init_array_end = ABSOLUTE(.);
+    KEEP (*crtbegin.*(.dtors))
+    KEEP (*(EXCLUDE_FILE (*crtend.*) .dtors))
+    KEEP (*(SORT(.dtors.*)))
+    KEEP (*(.dtors))
+    /* C++ exception handlers table: */
+    __XT_EXCEPTION_DESCS_ = ABSOLUTE(.);
+    *(.xt_except_desc)
+    *(.gnu.linkonce.h.*)
+    __XT_EXCEPTION_DESCS_END__ = ABSOLUTE(.);
+    *(.xt_except_desc_end)
+    *(.dynamic)
+    *(.gnu.version_d)
+    /* Addresses of memory regions reserved via SOC_RESERVE_MEMORY_REGION() */
+    soc_reserved_memory_region_start = ABSOLUTE(.);
+    KEEP (*(.reserved_memory_address))
+    soc_reserved_memory_region_end = ABSOLUTE(.);
+    /* System init functions registered via ESP_SYSTEM_INIT_FN */
+    _esp_system_init_fn_array_start = ABSOLUTE(.);
+    KEEP (*(SORT_BY_INIT_PRIORITY(.esp_system_init_fn.*)))
+    _esp_system_init_fn_array_end = ABSOLUTE(.);
+    _rodata_end = ABSOLUTE(.);
+    /* Literals are also RO data. */
+    _lit4_start = ABSOLUTE(.);
+    *(*.lit4)
+    *(.lit4.*)
+    *(.gnu.linkonce.lit4.*)
+    _lit4_end = ABSOLUTE(.);
+    . = ALIGN(4);
+    _thread_local_start = ABSOLUTE(.);
+    *(.tdata)
+    *(.tdata.*)
+    *(.tbss)
+    *(.tbss.*)
+    _thread_local_end = ABSOLUTE(.);
+  } > default_rodata_seg
+  /*
+    This section is a place where we dump all the rodata which aren't used at runtime,
+    so as to avoid binary size increase
+  */
+  .flash.rodata_noload (NOLOAD) :
+  {
+    /*
+      This is a symbol marking the flash.rodata end, this can be used for mmu driver to maintain virtual address
+      We don't need to include the noload rodata in this section
+    */
+    _rodata_reserved_end = ABSOLUTE(.);
+    . = ALIGN (4);
+    mapping[rodata_noload]
+  } > default_rodata_seg
+  /* Marks the end of IRAM code segment */
+  .iram0.text_end (NOLOAD) :
+  {
+    /* iram_end_test section exists for use by Memprot unit tests only */
+    *(.iram_end_test)
+    /* ESP32-C3 memprot requires 16B padding for possible CPU prefetch and 512B alignment for PMS split lines */
+    . += _esp_memprot_prefetch_pad_size;
+    . = ALIGN(_esp_memprot_align_size);
+    _iram_text_end = ABSOLUTE(.);
+  } > iram0_0_seg
+  .iram0.data :
+  {
+    . = ALIGN(16);
+    _iram_data_start = ABSOLUTE(.);
+    mapping[iram0_data]
+    _iram_data_end = ABSOLUTE(.);
+  } > iram0_0_seg
+  .iram0.bss (NOLOAD) :
+  {
+    . = ALIGN(16);
+    _iram_bss_start = ABSOLUTE(.);
+    mapping[iram0_bss]
+    _iram_bss_end = ABSOLUTE(.);
+    . = ALIGN(16);
+    _iram_end = ABSOLUTE(.);
+  } > iram0_0_seg
+  /* Marks the end of data, bss and possibly rodata  */
+  .dram0.heap_start (NOLOAD) :
+  {
+    . = ALIGN (16);
+    _heap_start = ABSOLUTE(.);
+  } > dram0_0_seg
+  /* DWARF 1 */
+  .debug 0 : { *(.debug) }
+  .line 0 : { *(.line) }
+  /* GNU DWARF 1 extensions */
+  .debug_srcinfo 0 : { *(.debug_srcinfo) }
+  .debug_sfnames 0 : { *(.debug_sfnames) }
+  /* DWARF 1.1 and DWARF 2 */
+  .debug_aranges 0 : { *(.debug_aranges) }
+  .debug_pubnames 0 : { *(.debug_pubnames) }
+  /* DWARF 2 */
+  .debug_info 0 : { *(.debug_info .gnu.linkonce.wi.*) }
+  .debug_abbrev 0 : { *(.debug_abbrev) }
+  .debug_line 0 : { *(.debug_line) }
+  .debug_frame 0 : { *(.debug_frame) }
+  .debug_str 0 : { *(.debug_str) }
+  .debug_loc 0 : { *(.debug_loc) }
+  .debug_macinfo 0 : { *(.debug_macinfo) }
+  .debug_pubtypes 0 : { *(.debug_pubtypes) }
+  /* DWARF 3 */
+  .debug_ranges 0 : { *(.debug_ranges) }
+  /* SGI/MIPS DWARF 2 extensions */
+  .debug_weaknames 0 : { *(.debug_weaknames) }
+  .debug_funcnames 0 : { *(.debug_funcnames) }
+  .debug_typenames 0 : { *(.debug_typenames) }
+  .debug_varnames 0 : { *(.debug_varnames) }
+  /* GNU DWARF 2 extensions */
+  .debug_gnu_pubnames 0 : { *(.debug_gnu_pubnames) }
+  .debug_gnu_pubtypes 0 : { *(.debug_gnu_pubtypes) }
+  /* DWARF 4 */
+  .debug_types 0 : { *(.debug_types) }
+  /* DWARF 5 */
+  .debug_addr 0 : { *(.debug_addr) }
+  .debug_line_str 0 : { *(.debug_line_str) }
+  .debug_loclists 0 : { *(.debug_loclists) }
+  .debug_macro 0 : { *(.debug_macro) }
+  .debug_names 0 : { *(.debug_names) }
+  .debug_rnglists 0 : { *(.debug_rnglists) }
+  .debug_str_offsets 0 : { *(.debug_str_offsets) }
+  .comment 0 : { *(.comment) }
+  .note.GNU-stack 0: { *(.note.GNU-stack) }
+  .riscv.attributes 0: { *(.riscv.attributes) }
+  /DISCARD/ :
+  {
+   /**
+    * Discarding .rela.* sections results in the following mapping:
+    * .rela.text.* -> .text.*
+    * .rela.data.* -> .data.*
+    * And so forth...
+    */
+   *(.rela.*)
+   *(.eh_frame_hdr)
+   *(.eh_frame)
+  }
+}
+ASSERT(((_iram_end - ORIGIN(iram0_0_seg)) <= LENGTH(iram0_0_seg)),
+          "IRAM0 segment data does not fit.")
+ASSERT(((_heap_start - ORIGIN(dram0_0_seg)) <= LENGTH(dram0_0_seg)),
+          "DRAM segment data does not fit.")

ESP-IDF_Robot/build/project_description.json

@@ -1,7 +1,7 @@
 {
     "version":            "1.1",
     "project_name":       "ESP-IDF_Robot",
-    "project_version":    "ESP32-Node_Switch-v2.7-225-gf70b94dc",
+    "project_version":    "ESP32-Node_Switch-v2.7-228-gcf157d1f-dirty",
     "project_path":       "/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot",
     "idf_path":           "/home/abobkov/esp/esp-idf",
     "build_dir":          "/home/abobkov/MyProjects/ESP-Nodes/ESP-IDF_Robot/build",

ESP-IDF_Robot/sdkconfig

@@ -269,7 +269,7 @@ CONFIG_IDF_TOOLCHAIN="gcc"
 CONFIG_IDF_TARGET_ARCH_RISCV=y
 CONFIG_IDF_TARGET_ARCH="riscv"
 CONFIG_IDF_TARGET="esp32c3"
-CONFIG_IDF_INIT_VERSION="$IDF_INIT_VERSION"
+CONFIG_IDF_INIT_VERSION="5.2.3"
 CONFIG_IDF_TARGET_ESP32C3=y
 CONFIG_IDF_FIRMWARE_CHIP_ID=0x0005