Merge branch 'fix/update_breakpoint_nums_on_c5_h4_v5.5' into 'release/v5.5'

fix(soc): update breakpoint nums on c5 and h4 (v5.5)

See merge request espressif/esp-idf!44356
This commit is contained in:
morris
2025-12-30 12:19:23 +08:00
4 changed files with 8 additions and 8 deletions

View File

@@ -453,11 +453,11 @@ config SOC_BRANCH_PREDICTOR_SUPPORTED
config SOC_CPU_BREAKPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex

View File

@@ -165,8 +165,8 @@
#define SOC_INT_HW_NESTED_SUPPORTED 1 // Support for hardware interrupts nesting
#define SOC_BRANCH_PREDICTOR_SUPPORTED 1
#define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_BREAKPOINTS_NUM 3
#define SOC_CPU_WATCHPOINTS_NUM 3
#define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x100 // bytes
#define SOC_CPU_HAS_PMA 1

View File

@@ -125,11 +125,11 @@ config SOC_CPU_COPROC_NUM
config SOC_CPU_BREAKPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINTS_NUM
int
default 4
default 3
config SOC_CPU_WATCHPOINT_MAX_REGION_SIZE
hex

View File

@@ -156,8 +156,8 @@
#define SOC_CPU_HAS_FPU_EXT_ILL_BUG 0 // EXT_ILL CSR doesn't support FLW/FSW
#define SOC_CPU_COPROC_NUM 2
#define SOC_CPU_BREAKPOINTS_NUM 4
#define SOC_CPU_WATCHPOINTS_NUM 4
#define SOC_CPU_BREAKPOINTS_NUM 3
#define SOC_CPU_WATCHPOINTS_NUM 3
#define SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000 // bytes
#define SOC_CPU_HAS_PMA 1