alex/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-01-09 02:42:37 +00:00
Code Issues Packages Projects Releases Wiki Activity
48,954 Commits 22 Branches 174 Tags
353075ca30aba44a8b59fb6bfbbc9906e458fb94
Commit Graph

48954 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
wuzhenghui
353075ca30 change(esp_hw_support): reject sleep request if task stack in PSRAM 2025-12-19 10:27:28 +08:00
Shu Chen
1e87d43f1a Merge branch 'refactor/remove_ot_cmac' into 'master' 
refactor(openthread/zigbee): remove CMAC from sdkconfig.defaults

See merge request espressif/esp-idf!44008
 2025-12-19 02:02:15 +00:00
Zhang Wen Xu
3bda023b7d Merge branch 'feat/update_154_get_recent_rssi' into 'master' 
feat(802.15.4): support get real time rssi

See merge request espressif/esp-idf!43856
 2025-12-18 07:04:24 +00:00
Jiang Jiang Jian
3a40989c7c Merge branch 'fix/fix_esp32s2_phy_issue' into 'master' 
fix(phy): fix esp32s2 phy lib issue

Closes WIFIBUG-1579 and WIFIBUG-1613

See merge request espressif/esp-idf!44336
 2025-12-18 14:54:26 +08:00
Mahavir Jain
a943fb10fd Merge branch 'test/run_mbedtls_hw_aes_sha_tests_only_if_enabled' into 'master' 
Run mbedtls HW tests only if HW enabled

Closes IDFCI-7505 and IDF-13524

See merge request espressif/esp-idf!44241
 2025-12-18 10:52:09 +05:30
Kevin (Lao Kaiyao)
3665d0b0f6 Merge branch 'feature/graduate_tsens_hal_component' into 'master' 
feat(tsens): graduate temperature sensor hal component

Closes IDF-14906

See merge request espressif/esp-idf!44121
 2025-12-18 12:44:41 +08:00
Song Ruo Jing
a3c63f362b Merge branch 'refactor/esp_hal_ledc' into 'master' 
refactor(ledc): split ledc hal into a separate component

Closes IDF-14085

See merge request espressif/esp-idf!44204
 2025-12-18 11:59:25 +08:00
Song Ruo Jing
3fa15663ee Merge branch 'bugfix/ppa_srm_wrong_dscr_port_block_size' into 'master' 
fix(ppa): fix SRM YUV422/420 incorrect DMA descriptor port mode block size

See merge request espressif/esp-idf!44344
 2025-12-18 11:37:47 +08:00
Island
95b6f32350 Merge branch 'bugfix/fix_bt_4205' into 'master' 
Fixed BLE assert lld_con.c 1479 on ESP32-C3 and ESP32-S3(5106725)

See merge request espressif/esp-idf!44321
 2025-12-18 11:28:30 +08:00
Erhan Kurubas
b42e3f01d0 Merge branch 'esp32h4_debug_asistant' into 'master' 
feat(esp32h4): add assist_debug/bus_monitor support

Closes IDF-12592

See merge request espressif/esp-idf!44014
 2025-12-17 21:19:25 +01:00
Erhan Kurubas
274e1d63f6 Merge branch 'feature/update-openocd-to-v0.12.0-esp32-20251215' into 'master' 
feat(tools): update openocd version to v0.12.0-esp32-20251215

See merge request espressif/esp-idf!44301
 2025-12-17 21:07:50 +01:00
Tomas Rohlinek
203c4da5f8 Merge branch 'feat/vfs_remove_old_api' into 'master' 
feat(storage/vfs): v6 API breaking changes

Closes DOC-13273

See merge request espressif/esp-idf!42182
 2025-12-17 20:21:27 +01:00
Martin Vychodil
6ec20a9264 Merge branch 'fix/sdmmc_bdl_cast_possible_overflow_before_widen' into 'master' 
fix(sdmmc): sdmmc_get_blockdev fix potential overflow before widen

Closes IDF-14874

See merge request espressif/esp-idf!44318
 2025-12-17 23:33:31 +08:00
Song Ruo Jing
0591bdf5dc fix(ppa): fix SRM YUV422/420 incorrect DMA descriptor port mode block size 2025-12-17 21:49:00 +08:00
Michael (XIAO Xufeng)
32c31f68c8 Merge branch 'bugfix/esp32c5_encrypted_flash_write' into 'master' 
fix(spi_flash): Add CPU frequency switching during flash encrypted write

See merge request espressif/esp-idf!43032
 2025-12-17 21:48:05 +08:00
Chen Ji Chang
df5f1e2b5e Merge branch 'fix/update_breakpoint_nums_on_c5_h4' into 'master' 
fix(soc): update breakpoint nums on c5 and h4

See merge request espressif/esp-idf!44270
 2025-12-17 20:31:51 +08:00
wangtao@espressif.com
512c843f9d fix(phy): fix esp32s2 phy lib issue 2025-12-17 17:42:36 +08:00
morris
d31812c251 Merge branch 'refactor/esp_hal_ppa' into 'master' 
refactor(ppa): split PPA HAL into a separate component

Closes IDF-14097

See merge request espressif/esp-idf!44203
 2025-12-17 17:42:18 +08:00
Armando (Dou Yiwen)
2bc8896887 Merge branch 'feat/isp_driver_use_four_cc' into 'master' 
isp: use fourcc for isp color formats

Closes IDF-14233

See merge request espressif/esp-idf!44210
 2025-12-17 09:29:12 +00:00
Erhan Kurubas
bdcfbd3c05 feat(esp32h4): add assist_debug stack monitoring support 2025-12-17 10:11:36 +01:00
Erhan Kurubas
bc289f92d8 refactor(hal): update assist_debug_ll_reset_register() to pass core_id 2025-12-17 10:11:36 +01:00
Erhan Kurubas
e8e0646a0b ci(esp32p4): disable p4 rev3 usb-serial-jtag tests temporarily 2025-12-17 09:59:23 +01:00
Roland Dobai
1f9a0a61bc Merge branch 'fix/ldgen_ipa_constprop' into 'master' 
fix(ldgen): correctly place symbols generated by compiler during IPA

Closes IDF-14941

See merge request espressif/esp-idf!44118
 2025-12-17 09:12:19 +01:00
laokaiyao
3cfd8d6906 feat(tsens): graduate temperature sensor hal component 2025-12-17 16:09:21 +08:00
Wang Meng Yang
57f06d8aff Merge branch 'bugfix/sync_security_fix_from_flouride' into 'master' 
fix: synchronized several security-related fixes from Google Fluoride

Closes BT-4195

See merge request espressif/esp-idf!42534
 2025-12-17 15:34:49 +08:00
Song Ruo Jing
67a738d1de refactor(ledc): split ledc hal into a separate component 2025-12-17 15:26:10 +08:00
Wu Zheng Hui
610b19abd7 Merge branch 'feat/enable_c61_pm_tests' into 'master' 
feat(esp_pm): enable esp32c61 pm UT test cases

Closes IDF-9250 and IDF-10985

See merge request espressif/esp-idf!44186
 2025-12-17 15:12:27 +08:00
Wu Zheng Hui
3f3100a2c4 Merge branch 'fix/fix_mspi_reset_order' into 'master' 
fix(esp_system): fix c61 mspi core/axi reset order

See merge request espressif/esp-idf!44096
 2025-12-17 15:12:06 +08:00
Rahul Tank
f6aaf22278 Merge branch 'bugfix/fix_compile_tinycrypt' into 'master' 
fix(nimble): Add missing header file to fix compilation issue

Closes BLERP-2427

See merge request espressif/esp-idf!43793
 2025-12-17 12:32:49 +05:30
C.S.M
bc1a3cb34b Merge branch 'fix/jpeg_check_color' into 'master' 
fix(jpeg): Fix jpeg color space check

See merge request espressif/esp-idf!44320
 2025-12-17 14:25:44 +08:00
Jiang Jiang Jian
7c7aa2bc7b Merge branch 'bugfix/fix_esp32_coex_cache_disable_crash' into 'master' 
fix(coex): fix esp32 coex crash issue

See merge request espressif/esp-idf!44282
 2025-12-17 14:00:16 +08:00
chenjianhua
22641241fa fix(bt): Update bt lib for ESP32-C3 and ESP32-S3(5106725) 
- Fixed BLE assert lld_con.c 1479
 2025-12-17 11:01:34 +08:00
C.S.M
6aa3d4900d fix(jpeg): Fix jpeg color space check 2025-12-17 10:45:33 +08:00
armando
a0e52a3a1d refactor(isp): use fourcc for isp color formats 2025-12-17 01:58:58 +00:00
Erhan Kurubas
c2dab51975 change(freertos): add task count and pointer width to OpenOCD debug table 2025-12-17 02:15:19 +01:00
Erhan Kurubas
de04807901 feat(tools): update openocd version to v0.12.0-esp32-20251215 2025-12-17 02:15:07 +01:00
Tomas Rezucha
a160c64c81 Merge branch 'fix/usb_cdc_example' into 'master' 
fix(usb/host): Update CDC example so it opens device with any VID/PID

Closes IEC-404

See merge request espressif/esp-idf!44117
 2025-12-16 20:27:37 +01:00
Alexey Lapshin
0169306bc2 Merge branch 'feat/wpa_supplicant_rom_md5_tests' into 'master' 
fix(esp_rom): use hmac_md5 and hmac_md5_vector from ROM only if CONFIG_LIBC_NEWLIB

See merge request espressif/esp-idf!44226
 2025-12-16 21:39:32 +04:00
Adam Múdry
a959111214 fix(sdmmc): sdmmc_get_blockdev fix potential overflow before widen 2025-12-16 14:23:21 +01:00
Mahavir Jain
9adbef7374 Merge branch 'feat/enable_ecdsa_support_for_esp32p4_eco5' into 'master' 
feat(esp32p4_eco5): enabled ECDSA peripheral support for ESP32P4 ECO5

Closes IDF-13522, IDF-13744, IDF-12235, and IDF-13523

See merge request espressif/esp-idf!43023
 2025-12-16 17:30:45 +05:30
Island
a999f2cfae Merge branch 'bugfix/fix_reconnect_failed_with_extend_adv' into 'master' 
fix(ble/bluedroid): Fixed the issue that extend advertising might not restart if the connection fails

Closes BLERP-2395

See merge request espressif/esp-idf!43266
 2025-12-16 18:45:16 +08:00
Zhang Shuxian
cd8351a620 docs: Update CN translation 2025-12-16 17:50:02 +08:00
Tomáš Rohlínek
18c5aa7b80 docs(storage/vfs): Add migration guide for breaking changes 2025-12-16 17:48:55 +08:00
Tomáš Rohlínek
3e41a5de6f feat(storage/vfs): Deprecate legacy API 2025-12-16 17:48:55 +08:00
Tomáš Rohlínek
515975d2bb feat(storage/vfs): Make lwip specific API private 2025-12-16 17:48:55 +08:00
Tomáš Rohlínek
8c9d62de98 feat(storage/vfs): Remove old API usage 2025-12-16 17:48:55 +08:00
Tomáš Rohlínek
4814f06283 feat(storage/vfs): refactor VFS calls to multiple files 2025-12-16 17:48:55 +08:00
Xiao Xufeng
7145fc9558 Revert "fix(esp_system): limit CPU clock to 160MHz in ESP32-C5 for flash encryption" 
This reverts commit 3c5d2e6b58.
 2025-12-16 17:43:58 +08:00
Xiao Xufeng
230ee88d99 feat(spi_flash): implement dynamic CPU frequency switching workaround for encrypted writes 
This commit implements a workaround that allows ESP32-C5 to run at 240MHz CPU frequency
normally, while automatically reducing CPU frequency during encrypted flash writes to
ensure correct operation. The frequency limit is chip revision dependent:
- v1.2 and above: limited to 160MHz during encrypted writes
- v1.0 and below: limited to 80MHz during encrypted writes

Key implementation details:
- Frequency limiting is triggered automatically when esp_flash_write_encrypted() is called
- Uses start() flags (ESP_FLASH_START_FLAG_LIMIT_CPU_FREQ) to integrate with OS layer
- Works with both PM enabled and disabled configurations
- Frequency is automatically restored after encrypted write completes
- For ESP32-C5 with 120MHz flash, Flash clock and timing registers are adjusted when
  CPU frequency is reduced to 80MHz
- SPI1 timing registers are configured during frequency switching since encrypted writes
  use SPI1 and must work correctly at reduced CPU frequencies

Code improvements:
- Use SOC_MSPI_FREQ_AXI_CONSTRAINED capability macro instead of hardcoded chip checks
- Control workaround via Kconfig (CONFIG_PM_WORKAROUND_FREQ_LIMIT_ENABLED) instead of
  hardcoded macros
- Add comprehensive test cases covering various PM configurations and edge cases

This workaround enables ESP32-C5 applications to benefit from 240MHz CPU performance
while maintaining reliable encrypted flash write functionality.
 2025-12-16 17:42:44 +08:00
Mahavir Jain
c4fda6cb2f fix(spi_flash): limit CPU clock to 160MHz for encrypted flash writes 2025-12-16 17:41:25 +08:00