mirror of
https://github.com/espressif/esp-idf.git
synced 2025-11-03 22:08:28 +00:00
58c3f6a421
Many files in the HAL layer depended on SOC_ macros without explicitly including soc_caps.h
62 lines
2.3 KiB
C
62 lines
2.3 KiB
C
// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
|
|
//
|
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
|
// you may not use this file except in compliance with the License.
|
|
// You may obtain a copy of the License at
|
|
|
|
// http://www.apache.org/licenses/LICENSE-2.0
|
|
//
|
|
// Unless required by applicable law or agreed to in writing, software
|
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
// See the License for the specific language governing permissions and
|
|
// limitations under the License.
|
|
|
|
// The HAL layer for LEDC (common part)
|
|
|
|
#include "esp_attr.h"
|
|
#include "hal/ledc_hal.h"
|
|
#include "soc/soc_caps.h"
|
|
|
|
void ledc_hal_init(ledc_hal_context_t *hal, ledc_mode_t speed_mode)
|
|
{
|
|
//Get hardware instance.
|
|
hal->dev = LEDC_LL_GET_HW();
|
|
hal->speed_mode = speed_mode;
|
|
}
|
|
|
|
void ledc_hal_get_clk_cfg(ledc_hal_context_t *hal, ledc_timer_t timer_sel, ledc_clk_cfg_t *clk_cfg)
|
|
{
|
|
ledc_clk_src_t clk_src = LEDC_APB_CLK;
|
|
ledc_hal_get_clock_source(hal, timer_sel, &clk_src);
|
|
if (clk_src == LEDC_REF_TICK) {
|
|
*clk_cfg = LEDC_USE_REF_TICK;
|
|
} else {
|
|
*clk_cfg = LEDC_USE_APB_CLK;
|
|
if (hal->speed_mode == LEDC_LOW_SPEED_MODE) {
|
|
ledc_slow_clk_sel_t slow_clk = LEDC_SLOW_CLK_APB;
|
|
ledc_hal_get_slow_clk_sel(hal, &slow_clk);
|
|
if (slow_clk == LEDC_SLOW_CLK_RTC8M) {
|
|
*clk_cfg = LEDC_USE_RTC8M_CLK;
|
|
#if SOC_LEDC_SUPPORT_XTAL_CLOCK
|
|
} else if (slow_clk == LEDC_SLOW_CLK_XTAL) {
|
|
*clk_cfg = LEDC_USE_XTAL_CLK;
|
|
#endif
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
void ledc_hal_set_slow_clk(ledc_hal_context_t *hal, ledc_clk_cfg_t clk_cfg)
|
|
{
|
|
// For low speed channels, if RTC_8MCLK is used as the source clock, the `slow_clk_sel` register should be cleared, otherwise it should be set.
|
|
ledc_slow_clk_sel_t slow_clk_sel = LEDC_SLOW_CLK_APB;
|
|
#if SOC_LEDC_SUPPORT_XTAL_CLOCK
|
|
slow_clk_sel = (clk_cfg == LEDC_USE_RTC8M_CLK) ? LEDC_SLOW_CLK_RTC8M :
|
|
((clk_cfg == LEDC_USE_XTAL_CLK) ? LEDC_SLOW_CLK_XTAL : LEDC_SLOW_CLK_APB);
|
|
#else
|
|
slow_clk_sel = (clk_cfg == LEDC_USE_RTC8M_CLK) ? LEDC_SLOW_CLK_RTC8M : LEDC_SLOW_CLK_APB;
|
|
#endif
|
|
ledc_hal_set_slow_clk_sel(hal, slow_clk_sel);
|
|
}
|