mirror of
https://github.com/espressif/esp-idf.git
synced 2025-08-18 23:54:39 +00:00
46 lines
1.3 KiB
C
46 lines
1.3 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include "esp_bit_defs.h"
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/* Number of paths for each supported APM controller */
|
|
#define APM_CTRL_HP_APM_PATH_NUM (4)
|
|
#define APM_CTRL_LP_APM_PATH_NUM (1)
|
|
#define APM_CTRL_CPU_APM_PATH_NUM (2)
|
|
/* Number of regions for each supported APM controller */
|
|
#define APM_CTRL_HP_APM_REGION_NUM (16)
|
|
#define APM_CTRL_LP_APM_REGION_NUM (4)
|
|
#define APM_CTRL_CPU_APM_REGION_NUM (8)
|
|
|
|
/* Register offset for TEE mode control */
|
|
#define APM_TEE_MODE_CTRL_OFFSET (0x04)
|
|
/* Register offset between region bound address registers */
|
|
#define APM_REGION_ADDR_OFFSET (0x0C)
|
|
/* Register offset between region pms attribute registers */
|
|
#define APM_REGION_ATTR_OFFSET (0x0C)
|
|
/* Register offset between exception info registers */
|
|
#define APM_EXCP_INFO_OFFSET (0x10)
|
|
|
|
/* Bit to clear exception status */
|
|
#define APM_EXCP_STATUS_CLR_BIT (BIT(0))
|
|
/* Bit to lock TEE mode */
|
|
#define APM_TEE_MODE_LOCK_BIT (BIT(2))
|
|
/* Bit to lock region pms attributes */
|
|
#define APM_REGION_LOCK_BIT (BIT(11))
|
|
|
|
/* APM controller masters mask */
|
|
#define APM_MASTER_MASK_ALL (0x018E0175U)
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|